欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: TSA5527
廠商: NXP Semiconductors N.V.
英文描述: 1.3 GHz universal bus-controlled TV synthesizer(1.3 GHz通用總線控制的TV合成器)
中文描述: 1.3 GHz的通用總線控制的電視頻率合成器(1.3千兆赫通用總線控制的電視合成器)
文件頁數: 9/28頁
文件大小: 290K
代理商: TSA5527
1996 Sep 24
9
Philips Semiconductors
Product specification
1.3 GHz universal bus-controlled
TV synthesizers
TSA5526; TSA5527
Table 9
ADC levels
Note
1.
Accuracy is
±
0.03V
CC1
.
3-wire bus mode (SW = open-circuit or V
CC1
);
see Figs 3
,
4 and 5
During a HIGH level on the CE input, the data is clocked
into the data register at the HIGH-to-LOW transition of the
clock pulse. The first four bits control the band switch
buffers and are loaded into the internal band switch
register on the 5th rising edge of the clock pulse.
The frequency bits are loaded into the frequency register
at the HIGH-to-LOW transition of the chip enable line when
an 18-bit or 19-bit data word is transmitted.
At power-on the charge-pump current is set to 280
μ
A, the
tuning voltage output is disabled (V
tune
= 33 V in
VOLTAGE APPLIED
AT ADC INPUT
(1)
A2
A1
A0
0.6V
CC1
to V
CC1
0.45V
CC1
to 0.6V
CC1
0.3V
CC1
to 0.45V
CC1
0.15V
CC1
to 0.3V
CC1
0 to 0.15V
CC1
1
0
0
0
0
0
1
1
0
0
0
1
0
1
0
application; see Fig.12), the test bits T2, T1 and T0 are set
to the 0 0 1 state in the normal mode with ACPS OFF for
TSA55226; TSA5527 and ACPS ON for TSA5526A;
TSA5527A. RSB is set to logic 1 (TSA5526) or logic 0
(TSA5527). When an 18-bit data word is transmitted, the
most significant bit of the divider N14 is internally set to
logic 0 and bit RSA is set to logic 1. When a 19-bit data
word is transmitted, bit RSA is set to logic 0.
When a 27-bit word is transmitted, the frequency bits are
loaded into the frequency register on the 20th rising edge
of the clock pulse and the control bits at the HIGH-to-LOW
transition of the chip enable line. In this mode, the
reference divider is given by the RSA and RSB bits
(see Table 7). The test bits T2, T1 and T0, the
charge-pump bit CP, the ratio select bit RSB and the
OS bit can only be selected or changed with a 27-bit
transmission. They remain programmed if an 18-bit or a
19-bit transmission occurs. Only RSA is controlled by the
transmission length when the 18-bit or 19-bit format is
used.
A data word of less than 18 bits will not affect the
frequency register of the device. The definition of the bits
is unchanged compared to the I
2
C-bus mode.
The power-on detection threshold voltage V
POR
is fixed to
V
CC1
= 2 V at room temperature. Below this threshold, the
device is reset to the power-on state previously described.
Fig.3 Normal mode; 18-bit data format (RSA = 1).
For TSA5526 bit RSB = logic 1 at power-on; the reference divider is 512 or 1024.
For TSA5527 bit RSB = logic 0 at power-on; the reference divider is 640.
For TSA5526 and TSA5527 the value of RSB can also be programmed by using the 27-bit data format. When returning to the normal mode, bit RSB
remains as programmed with the 27-bit data word.
相關PDF資料
PDF描述
TSA5526AM 1.3 GHz universal bus-controlled TV synthesizers
TSA5526AT ELECTRICAL POWER CORD
TSA5526M ELECTRICAL POWER CORD
TSA5526T ELECTRICAL POWER CORD
TSA5527AM 1.3 GHz universal bus-controlled TV synthesizers
相關代理商/技術參數
參數描述
TSA5527AM 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers
TSA5527AT 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers
TSA5527M 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers
TSA5527T 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:1.3 GHz universal bus-controlled TV synthesizers
TSA5888 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:Low Vcesat PNP Transistor High allowable power dissipation.
主站蜘蛛池模板: 靖江市| 平山县| 阜城县| 保德县| 澄江县| 永安市| 东辽县| 蓬安县| 瑞金市| 新宾| 南召县| 和田市| 孟州市| 大埔县| 牡丹江市| 胶州市| 祁连县| 岳普湖县| 洛阳市| 潮安县| 深泽县| 揭西县| 鄂尔多斯市| 巴彦县| 江华| 隆回县| 武清区| 新泰市| 房产| 伊春市| 常宁市| 湘潭县| 自治县| 甘谷县| 星座| 凤山市| 苍溪县| 鄂托克前旗| 乌鲁木齐市| 龙岩市| 织金县|