- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSB43AB21A IC ARRIA GX FPGA 60K 484FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB43AB21A |
| 英文描述： | IC ARRIA GX FPGA 60K 484FBGA |
| 中文描述： | OHCI的1.1。 1394鏈路層控制器集成了1394。達(dá)400Mbps。 1端口物理層（PHY） |
| 文件頁(yè)數(shù)： | 8/159頁(yè) |
| 文件大小： | 1085K |
| 代理商： | TSB43AB21A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)當(dāng)前第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)
TSB43LV81
IEEE-1394 LINK-LAYER CONTROLLER/400M-PHY ONE-CHIP
Page 8
2.1.1.
Physical Interface
The Physical (PHY) interface provides Phy-level service to the LINK layer service. In normal usage, this interface is
connected to internal PHY, but this interface module also allows connecting external PHY. This is useful when multiple
port PHY or Isolation is required.
2.1.2.
LINK_Core (1394.a)
The LINK_Core provide LINK layer service such as transmit and receive correctly formatted IEEE1394-1995 and
IEEE1394.a Asynchronous packets. Also generate and inspect the 32-bits cyclic redundancy check (CRC).
This LINK Core doesn’t have capable Isochronous Service.
2.1.3.
ConfigROM
The ConfigROM module support Auto Response service for Config ROM read request. And also record transaction
history. This module has 528byte of random access memory. ConfigROM provide Configuration ROM that required for
IEEE-1212 standard and Host controller can load its data during node initialization. Before all ConfigROM data is
loaded, LINK_Core return Ack_Tardy to all read requests for this address. Once initialized, ConfigROM is accessible by
peer Node read request.
Log module provides transaction history and has loop FIFO architecture.
Hostcontroller can read most recent transaction packet history that transmitted and received by this node.
(Note) Log Mode is disabled when ConfigRom or Status accesses.
Hostcontroller can set each memory size for above two modules. Refer to CFR 0x8C, 0xF8 and 0xFC for more
information.
2.1.4.
AutoResp
The AutoResp module provide auto packet response service for in-coming request packet.
This AutoResp work for ConfigROM read request, Agent State read request, and error response packet for Un-expected
packet. Some sort of auto error response packet could be disable by control bit for various protocols.
2.1.5.
MICRO I/F
The MICRO I/F module provides Hostcontroller interface. This module could be accessed by 8/16-bit access both of data
address multiplex, 8 bit address data parallel access, and also 16 bit data/8 bit address parallel access when using BDOx
line as address line. This interface has Indian programmable access, and allows most MicroController can access CFR
easily. Refer to section 3 for more information.
2.1.6.
CFR
The CFR(Configuration Resistor) provide most of control bits and also hostcontroller monitor for this node.
Refer to section 3 for more information.
2.1.7.
FOX
The FOX module provide Faster ORB exchanger (FOX) function and support Management ORB and also Command
block ORB transaction. In SBP-2 protocol, target has to read ORB packet from initiators.
This FOX module automatically read both of Management ORB and Command block ORB from initiator when Initiator
requested. Once Management Agent address (CFR 0x48) and other information is set, Hostcontroller does not
have to access each packet until getting ORB packet. Linked Command block ORB is automatically fetched each by each
and hardware can emulate up to 4 Agents.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB43AB21A-EP | IC ARRIA GX FPGA 60K 1152FBGA |
| TSB43AA82I | 1394 INTEGRATED PHY AND LINK LAYER CONTROLLER |
| TSB43CA43AGGW | TI iceLynx-Micro⑩ IEEE 1394a-2000 Consumer Electronics Solution |
| TSB43CB43AIGGW | TI iceLynx-Micro⑩ IEEE 1394a-2000 Consumer Electronics Solution |
| TSB43AA22 | INTEGRATED 1394A 2000 OHCI PHY LINK LAYER CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AB21A-EP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Military Enhanced Plastic Integrated 1394a-2000 OCHI pHY/Link-Layer Controller |
| TSB43AB21AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Integrated 1394a-2000 OHCI PHY/Link-Layer Controller |
| TSB43AB21AIPDT | 功能描述:1394 接口集成電路 OHCI 1.1 1394a Link Layer Cntrlr Intgrt RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AB21AIPDTEP | 功能描述:1394 接口集成電路 Mil Enh Int OCHI pHY Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AB21APDT | 功能描述:1394 接口集成電路 OHCI 1.1 1394a Link Layer Cntrlr Intgrt RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。