- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98302 > TSC2101IRGZR (TEXAS INSTRUMENTS INC) SPECIALTY CONSUMER CIRCUIT, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | TSC2101IRGZR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| 封裝： | GREEN, PLASTIC, VQFN-48 |
| 文件頁數(shù)： | 19/95頁 |
| 文件大小： | 1217K |
| 代理商： | TSC2101IRGZR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁
TSC2101
SLAS392D JUNE 2003 REVISED MAY 2005
www.ti.com
26
These coefficients implement a shelving filter with 0 dB gain from dc to approximately 150 Hz, at which point
it rolls off to 3 dB attenuation for higher frequency signals, thus giving a 3-dB boost to signals below 150 Hz.
The N and D coefficients are represented by 16bit twos complement numbers with values ranging from –32768
to +32767. Frequency response plots are given in the Audio Codec Filter Frequency Responses section of this
data sheet.
Interpolation Filter
The interpolation filter upsamples the output of the digital audio processing block by the required oversampling
ratio. It provides a linear phase output with a group delay of 21/Fs.
In addition, the digital interpolation filter provides enhanced image filtering to reduce signal images caused by
the upsampling process that are below 20 kHz. For example, upsampling an 8-kHz signal produces signal
images at multiples of 8 kHz, i.e., 8 kHz, 16 kHz, 24 kHz, etc. The images at 8 kHz and 16 kHz are below 20
kHz and still audible to the listener, therefore, they must be filtered heavily to maintain a good quality output.
The interpolation filter is designed to maintain at least 65 dB rejection of images that land below 7.455 Fs. In
order to utilize the programmable interpolation capability, the Fsref should be programmed to a higher rate
(restricted to be in the range of 39 kHz to 53 kHz when the PLL is in use), and the actual FS is set using the
dividers in bits D5D3 of control register 00H/page 2. For example, if Fs = 8 kHz is required, then Fsref can be
set to 48 kHz, and the DAC Fs set to Fsref/6. This ensures that all images of the 8-kHz data are sufficiently
attenuated well beyond a 20-kHz audible frequency range. Passband ripple for all sample-rate cases (from 20
Hz to 0.45 Fs) is +0.06 dB maximum.
Delta-Sigma DAC
The audio digital-to-analog converter incorporates a third order multi-bit delta-sigma modulator followed by an
analog reconstruction filter. The DAC provides high-resolution, lownoise performance, using oversampling
and noise shaping techniques. The analog reconstruction filter design consists of a 6 tap analog FIR filter
followed by a continuous time RC filter. The analog FIR operates at 6.144 MHz (128x48 kHz, for Fsref of 48
kHz) or at 5.6448 MHz (128x44.1 kHz, for Fsref of 44.1 kHz). The DAC analog performance may be degraded
by excessive clock jitter on the MCLK input. Therefore, care must be taken to keep jitter on this clock to a
minimum (less than 50 ps).
DAC Digital Volume Control
The DAC has a digital volume control block, which implements programmable gain. The volume level can be
varied from 0 dB to –63.5 dB in 0.5 dB steps, in addition to a mute bit, independently for each channel. The
volume level of both channels can also be changed simultaneously by the master volume control. The gain is
implemented with a softstepping algorithm, which only changes the actual volume by one step per input
sample, either up or down, until the desired volume is reached. The rate of soft-stepping can be slowed to one
step per two input samples through D1 of control register 04H/Page 2.
Because of soft-stepping, the host does not know when the DAC has been completely muted. This may be
important if the host wishes to mute the DAC before making a significant change, such as changing sample
rates. In order to help with this situation, the part provides a flag back to the host via a read-only register bit
(D2D3 of control register 04H/page 2) that alerts the host when the part has completed the soft-stepping, and
the actual volume has reached the desired volume level. The soft-stepping feature can be disabled by
programming D14=1 in register 1DH in Page 2. If soft-stepping is enabled, the MCLK signal should be kept
applied to the device, until the DAC power-down flag is set. When this flag is set, the internal soft-stepping
process and power down sequence is complete, and the MCLK can be stopped if desired.
The TSC2101 also includes functionality to detect when the user switches on or off the de-emphasis or digital
audio processing functions, then (1) soft-mute the DAC volume control, (2) change the operation of the digital
effects processing and (3) soft-unmute the part. This avoids any possible pop/clicks in the audio output due to
instantaneous changes in the filtering. A similar algorithm is used when first powering up or down the DAC. The
circuit begins operation at power-up with the volume control muted, then soft-steps it up to the desired volume
level. At power-down, the logic first soft-steps the volume down to a mute level, then powers down the circuitry.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC2101IRGZ | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TSC2101IRGZRG4 | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TSC2101IRGZG4 | SPECIALTY CONSUMER CIRCUIT, PQCC48 |
| TSC2111IRGZR | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
| TSC2111IRGZT | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC2101IRGZRG4 | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 Prog 4-Wire w/6 Audio Inputs RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| TSC2101RGZG4 | 制造商:Texas Instruments 功能描述:AUD CODEC 2ADC / 2DAC 32BIT 48QFN - Rail/Tube |
| TSC2101RGZRG4 | 制造商:Texas Instruments 功能描述:AUD CODEC 2ADC / 2DAC 32BIT 48QFN - Tape and Reel |
| TSC2102 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE TOUCH SCREEN CONTROLLER WITH INTEGRATED STEREO AUDIO DAC AND HEADPHONE AMPLIFIER |
| TSC21020F | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad. Hard 32/40-bit IEEE Floating Point DSP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。