- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98302 > TSC2111IRGZTG4 (TEXAS INSTRUMENTS INC) 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 PDF資料下載
參數(shù)資料
| 型號(hào)： | TSC2111IRGZTG4 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
| 封裝： | PLASTIC, QFN-48 |
| 文件頁(yè)數(shù)： | 17/99頁(yè) |
| 文件大小： | 1143K |
| 代理商： | TSC2111IRGZTG4 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
TSC2111
SLAS495A JUNE 2006 REVISED OCTOBER 2007
www.ti.com
24
Table 2. Fsref = 48 kHz
MCLK (MHz)
P
J
D
ACHIEVED FSREF
% ERROR
2.048
1
48
0
48000.00
0.0000
3.072
1
32
0
48000.00
0.0000
4.096
1
24
0
48000.00
0.0000
6.144
1
16
0
48000.00
0.0000
8.192
1
12
0
48000.00
0.0000
12.0
1
8
1920
48000.00
0.0000
13.0
1
7
5618
47999.71
0.0006
16.0
1
6
1440
48000.00
0.0000
19.2
1
5
1200
48000.00
0.0000
19.68
1
4
9951
47999.79
0.0004
48.0
4
8
1920
48000.00
0.0000
To externally observe the PLL function, the GPIO2 pin can be set up as the clock monitor (set D2 = 1, register
22h, page 2). Note that besides setting up the PLL and GPIO2, the audio ADC or DAC must be enabled for
the PLL output to appear at the GPIO2.
Example 1:
D Start from power up (with the proper sequence)
D Make sure MCLK is provided and /PWR_DWN and /RESET are both high
D Set and enable PLL
D Connect and power up (do not unmute anything) ADC or DAC or both, for instance:
Page2/Reg03h to C530h or C510h (default is C500h) to connect MICSEL to ADC
Page2/Reg05h to FDFCh (default is FFFCh) to power up ADC.
D Set Page2/Reg22h to 0004h to output PLL to GPIO2 pin.
MONO AUDIO ADC
Analog Front End
The analog front end of the audio ADC consists of an analog MUX and a programmable gain amplifier (PGA).
The MUX can connect either of the Headset Input (MICIN_HED), Handset Input (MICIN_HND), AUX1 and
AUX2 signal through the PGA to the ADC for audio recording. The Cell-phone Input (CP_IN) can also be
connected to ADC through a PGA at the same time. This enables recording of conversation during a cell-phone
call. The TSC2111 also has an option of choosing MICIN_HED/MICIN_HND and AUX1/AUX2 as differential
input pair. The TSC2111 also includes two microphone bias circuits which can source up to 5 mA of current,
and are programmable to a 2 V, 2.5 V or 3.3 V level for Headset and 2 V or 3.3 V level for handset.
Because of the oversampling nature of the audio ADC and the integrated digital decimation filtering,
requirements for analog anti-aliasing filtering are very relaxed. The TSC2111 integrates a second order analog
anti-aliasing filter with 20-dB attenuation at 1 MHz. This filter, combined with the digital decimal filter, provides
sufficient anti-aliasing filtering without requiring any external components.
The PGA, for microphone and AUX Inputs, allows analog gain control from 0 dB to 59.5 dB in steps of 0.5 dB.
The PGA gain changes are implemented with an internal soft-stepping. This soft-stepping ensures that volume
control changes occur smoothly with no audible artifacts. Upon reset, the PGA gain defaults to a mute condition,
and upon power down, the PGA soft-steps the volume to mute before shutting down. A read-only flag (D0
control register 04H/Page 2) is set whenever the gain applied by PGA equals the desired value set by the
register. The soft-stepping control can be disabled by programming D15=1 in register 1DH of Page 2. When
soft stepping is enabled and ADC power down register is written, MCLK should be running to ensure that
soft-stepping to mute has completed. MCLK can be shut down once Mic PGA power down flag is set.
The PGA, for Cell phone Input (CP_IN) allows gain control from –34.5 dB to 12 dB in steps of 0.5 dB. The PGA
gain changes are implemented with an internal softstepping. This soft-stepping ensures that volume control
changes occur smoothly with no audible artifacts. Upon reset, the PGA gain defaults to a mute condition, and
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC2117IRGZR | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| TSC2117IRGZT | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| TSC2300IPAGG4 | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TSC2300IPAGR | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| TSC2300IPAG | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC-2-1-15 | 制造商:Micrel Inc 功能描述: |
| TSC2117 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller |
| TSC2117EVM-K | 功能描述:音頻 IC 開(kāi)發(fā)工具 TSC2117 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評(píng)估:TAS5614L 工作電源電壓:12 V to 38 V |
| TSC2117IRGZR | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 4-Wire Touch Screen Controller RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| TSC2117IRGZT | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 4-Wire Touch Screen Controller RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。