- 您現在的位置：買賣IC網 > PDF目錄98304 > TUA6024-S (SIEMENS A G) 2-BAND, VIDEO TUNER, PDSO28 PDF資料下載
參數資料
| 型號： | TUA6024-S |
| 廠商： | SIEMENS A G |
| 元件分類： | 調諧器 |
| 英文描述： | 2-BAND, VIDEO TUNER, PDSO28 |
| 封裝： | PLASTIC, TSSOP-28 |
| 文件頁數： | 3/25頁 |
| 文件大?。?/td> | 456K |
| 代理商： | TUA6024-S |
Preliminary Data Sheet
TUA6022, TUA6024
Semiconductor Group
7
22.3.99
9.3
I2C-Bus Interface
Data is exchanged between the processor and the PLL via the I2C bus. The clock is generated by the proces-
sor (input SCL), while pin SDA functions as an input or output depending on the direction of the data (open
collector, external pull-up resistor). Both inputs have hysteresis and a low-pass characteristic, which enhance
the noise immunity of the I2C bus.
The data from the processor pass through an I2C bus controller. Depending on their function the data are sub-
sequently stored in registers. If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH).
Each telegram begins with the start condition and ends with the stop condition. Start condition: SDA goes
LOW, while SCL remains HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further infor-
mation transfer takes place during SCL = LOW, and the data is forwarded to the control logic on the positive
clock edge.
The table ”Bit Allocation” (see 9.3.1 Bit Allocation Read / Write on page 8) should be referred to the following
description. All telegrams are transmitted byte-by-byte, followed by a ninth clock pulse, during which the con-
trol logic returns the SDA line to LOW (acknowledge condition). The rst byte is comprised of seven address
bits. These are used by the processor to select the PLL from several peripheral components (chip select). The
LSB bit (R/W) determines whether data are written into (R/W = 0) or read from (R/W = 1) the PLL.
In the data portion of the telegram during a WRITE operation, the MSB bit of the rst or third data byte deter-
mines whether a divider ratio or control information is to follow. In each case the second byte of the same data
type has to follow the rst byte.
If the address byte indicates a READ operation, the PLL generates an acknowledge and then shifts out the
status byte onto the SDA line. If the processor generates an acknowledge, a further status byte is output; oth-
erwise the data line is released to allow the processor to generate a stop condition. The status word consists
of two bits from the TTL input ports, three bits from the A/D converter, the lock ag and the power-on ag.
Four different chip addresses can be set by appropriate DC level at pin CAS (see 9.3.4 Address selection on
When the supply voltage is applied, a power-on reset circuit prevents the PLL from setting the SDA line to
LOW, which would block the bus. The power-on reset ag POR is set at power-on and if VVCC falls
below 3.2 V. It will be reset at the end of a READ operation.
相關PDF資料 |
PDF描述 |
|---|---|
| TUA6024XS | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6024-2 | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6024-K | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6024-S | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6026K | 2-BAND, VIDEO TUNER, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TUA6030 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band TV Tuner IC |
| TUA6032 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band TV Tuner IC |
| TUA6034 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN |
| TUA6034_06 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN |
| TUA6034DEMOBOARD | 制造商:Infineon Technologies AG 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。