- 您現在的位置：買賣IC網 > PDF目錄98304 > TUA6026K (SIEMENS A G) 2-BAND, VIDEO TUNER, PDSO28 PDF資料下載
參數資料
| 型號： | TUA6026K |
| 廠商： | SIEMENS A G |
| 元件分類： | 調諧器 |
| 英文描述： | 2-BAND, VIDEO TUNER, PDSO28 |
| 封裝： | PLASTIC, TSSOP-28 |
| 文件頁數： | 3/30頁 |
| 文件大小： | 381K |
| 代理商： | TUA6026K |
第1頁第2頁當前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
TUA 6026
Semiconductor Group
11
1998-09-01
The software-switched ports P0, P1, and P2 are general-purpose open-collector
outputs. The test bit T1 = 1, switches the test signals
f
ref (4 MHz / 64) and Cy (divided
input signal) to P0 and P1 respectively. P0, P1 are bidirectional.
The lock detector resets the lock flag FL when the width of the charge pump current
pulses is greater than the period of the crystal oscillator (i.e. 250 ns). Hence, when
FL = 1, the maximum deviation of the input frequency from the programmed frequency
is given by
f = ±I
P (KVCO / fQ) (C1 + C2) / (C1C2)
where
I
P is the charge pump current, KVCO the VCO gain, fQ the crystal oscillator
frequency and
C
page 26). As the charge pump pulses at 62.5 kHz (=
f
ref), it takes a maximum of 16 s
for FL to be reset after the loop has lost lock state.
Once FL has been reset, it is set only if the charge pump pulse width is less than 250 ns
for eight consecutive
f
ref periods. Therefore it takes between 128 and 144 s for FL to be
set after the loop regains lock.
2.3
I2C-Bus Interface
Data is exchanged between the processor and the PLL via the
I
2C Bus. The clock is
generated by the processor (input SCL), while pin SDA functions as an input or output
depending on the direction of the data (open collector, external pull-up resistor). Both
inputs have hysteresis and a low-pass characteristic, which enhance the noise immunity
of the
I
2C Bus.
The data from the processor pass through an
I
2C-Bus controller. Depending on their
function the data are subsequently stored in registers. If the bus is free, both lines will be
in the marking state (SDA, SCL are HIGH). Each telegram begins with the start condition
and ends with the stop condition. Start condition: SDA goes LOW, while SCL remains
HIGH. Stop condition: SDA goes HIGH while SCL remains HIGH. All further information
transfer takes place during SCL = LOW, and the data is forwarded to the control logic on
the positive clock edge.
The table ”Bit Allocation” (see ”Bit Allocation Read/Write” on page 12) should be referred
to the following description. All telegrams are transmitted byte-by-byte, followed by a
ninth clock pulse, during which the control logic returns the SDA line to LOW
(acknowledge condition). The first byte is comprised of seven address bits. These are
used by the processor to select the PLL from several peripheral components (chip
select). The LSB bit (R/W) determines whether data are written into (R/W = 0) or read
from (R/W = 1) the PLL.
In the data portion of the telegram during a WRITE operation, the MSB bit of the first or
third data byte determines whether a divider ratio or control information is to follow. In
相關PDF資料 |
PDF描述 |
|---|---|
| TUA6026S | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6026-K | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6026-S | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6028XS | 2-BAND, VIDEO TUNER, PDSO28 |
| TUA6028-S | 2-BAND, VIDEO TUNER, PDSO28 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| TUA6030 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band TV Tuner IC |
| TUA6032 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band TV Tuner IC |
| TUA6034 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN |
| TUA6034_06 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:3-Band Digital TV / Set-Top-Box Tuner IC TAIFUN |
| TUA6034DEMOBOARD | 制造商:Infineon Technologies AG 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。