- 您現在的位置：買賣IC網 > PDF目錄382708 > U632H64S2K25G1 PowerStore 8K x 8 nvSRAM PDF資料下載
參數資料
| 型號： | U632H64S2K25G1 |
| 英文描述： | PowerStore 8K x 8 nvSRAM |
| 中文描述： | PowerStore 8K的× 8非易失 |
| 文件頁數： | 5/15頁 |
| 文件大?。?/td> | 225K |
| 代理商： | U632H64S2K25G1 |
U632H64
5
August 15, 2006
STK Control #ML0047
Rev 1.1
Read Cycle 1: Ai-controlled (during Read cycle: E = G = V
IL
, W = V
IH
)
f
Read Cycle 2: G-, E-controlled (during Read cycle: W = V
IH
)
g
No.
Switching Characteristics
Write Cycle
Symbol
Unit
Alt. #1
Alt. #2
IEC
Min. Max.
12
Write Cycle Time
t
AVAV
t
AVAV
t
cW
25
ns
13
Write Pulse Width
t
WLWH
t
w(W)
20
ns
14
Write Pulse Width Setup Time
t
WLEH
t
su(W)
20
ns
15
Address Setup Time
t
AVWL
t
AVEL
t
su(A)
0
ns
16
Address Valid to End of Write
t
AVWH
t
AVEH
t
su(A-WH)
20
ns
17
Chip Enable Setup Time
t
ELWH
t
su(E)
20
ns
18
Chip Enable to End of Write
t
ELEH
t
w(E)
20
ns
19
Data Setup Time to End of Write
t
DVWH
t
DVEH
t
su(D)
12
ns
20
Data Hold Time after End of Write
t
WHDX
t
EHDX
t
h(D)
0
ns
21
Address Hold after End of Write
t
WHAX
t
EHAX
t
h(A)
0
ns
22
W LOW to Output in High-Z
h, i
t
WLQZ
t
dis(W)
10
ns
23
W HIGH to Output in Low-Z
t
WHQX
t
en(W)
5
ns
t
a(A)
Previous Data Valid
Output Data Valid
t
cR
Address Valid
t
v(A)
Ai
DQi
Output
(1)
(2)
(9)
Ai
E
G
DQi
Output
t
dis(E)
t
cR
t
a(E)
t
en(E)
t
en(G)
t
a(G)
t
dis(G)
Address Valid
t
a(A)
(2)
Output Data Valid
High Impedance
I
CC
ACTIVE
STANDBY
t
PD
t
PU
(1)
(3)
(4)
(5)
(7)
(6)
(8)
(10)
(11)
相關PDF資料 |
PDF描述 |
|---|---|
| U634H256BD1C25 | NVRAM (EEPROM Based) |
| U634H256BD1C35 | NVRAM (EEPROM Based) |
| U634H256BD1C45 | NVRAM (EEPROM Based) |
| U634H256BD1K25 | NVRAM (EEPROM Based) |
| U634H256BD1K35 | NVRAM (EEPROM Based) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| U632H64S2K25G1TR | 制造商:Cypress Semiconductor 功能描述: |
| U632H64SC25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64SC35 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64SC45 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NVRAM (EEPROM Based) |
| U632H64SK25 | 制造商:Cypress Semiconductor 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。