- 您現在的位置：買賣IC網 > PDF目錄382709 > U635H64D1C25 1.8V input/output rail-to-rail low power operational amplifiers PDF資料下載
參數資料
| 型號： | U635H64D1C25 |
| 英文描述： | 1.8V input/output rail-to-rail low power operational amplifiers |
| 中文描述： | NVRAM中（EEPROM的基礎） |
| 文件頁數： | 11/13頁 |
| 文件大小： | 132K |
| 代理商： | U635H64D1C25 |
11
November 01, 2001
U635H16
Device Operation
The U635H16 has two separate modes of operation:
SRAM mode and nonvolatile mode. In SRAM mode,
the memory operates as a standard fast static RAM. In
nonvolatile mode, data is transferred from SRAM to
EEPROM (the STORE operation) or from EEPROM to
SRAM (the RECALL operation). In this mode SRAM
functions are disabled.
STORE cycles may be initiated under user control via a
software sequence and are also automatically initiated
when the power supply voltage level of the chip falls
below V
SWITCH
. RECALL operations are automatically
initiated upon power up and may also occur when the
V
CC
rises above V
SWITCH
, after a low power condition.
RECALL cycles may also be initiated by a software
sequence.
SRAM READ
The U635H16 performs a READ cycle whenever E and
G are LOW and W are HIGH. The address specified on
pins A0 - A10 determines which of the 2048 data bytes
will be accessed. When the READ is initiated by an
address transition, the outputs will be valid after a delay
of t
cR
. If the READ is initiated by E or G, the outputs will
be valid at t
a(E)
or at t
a(G)
, whichever is later. The data
outputs will repeatedly respond to address changes
within the t
cR
access time without the need for transition
on any control input pins, and will remain valid until
another address change or until E or G is brought
HIGH or W is brought LOW.
SRAM WRITE
A WRITE cycle is performed whenever E and W are
LOW. The address inputs must be stable prior to
entering the WRITE cycle and must remain stable until
either E or W goes HIGH at the end of the cycle. The
data on pins DQ0 - 7 will be written into the memory if it
is valid
tsu(D)
before the end of a W controlled WRITE or
t
su(D)
before the end of an E controlled WRITE.
It is recommended that G is kept HIGH during the en-
tire WRITE cycle to avoid data bus contention on the
common I/O lines. If G is left LOW, internal circuitry will
turn off the output buffers t
dis(W)
after W goes LOW.
Automatic STORE
The U635H16 uses the intrinsic system capacitance to
perform an automatic STORE on power down. As long
as the system power supply take at least t
PDSTORE
to
decay from V
SWITCH
down to 3.6 V the U635H16 will
safely and automatically STORE the SRAM data in
EEPROM on power down.
In order to prevent unneeded STORE operations, auto-
matic STORE will be ignored unless at least one
WRITE operation has taken place since the most
recent STORE or RECALL cycle. Software initiated
STORE cycles are performed regardless of whether or
not a WRITE operation has taken place.
Automatic RECALL
During power up an automatic RECALL takes place.
After any low power condition (V
CC
< V
SWITCH
) an inter-
nal RECALL request may be latched. When V
CC
once
again exceeds the sense voltage of V
SWITCH
, a reque-
sted RECALL cycle will automatically be initiated and
will take t
RESTORE
to complete.
If the U635H16 is in a WRITE state at the end of a
power up RECALL, the SRAM data will be corrupted.
To help avoid this situation, a 10 K
resistor should be
connected between W and system V
CC
.
Software Nonvolatile STORE
The U635H16 software controlled STORE cycle is
initiated by executing sequential READ cycles from six
specific address locations. By relying on READ cycles
only, the U635H16 implements nonvolatile operation
while remaining compatible with standard 2K x 8
SRAMs. During the STORE cycle, an erase of the pre-
vious nonvolatile data is performed first, followed by a
parallel programming of all nonvolatile elements. Once
a STORE cycle is initiated, further inputs and outputs
are disabled until the cycle is completed.
Because a sequence of addresses is used for STORE
initiation, it is important that no other READ or WRITE
accesses intervene in the sequence or the sequence
will be aborted.
To initiate the STORE cycle the following READ
sequence must be performed:
1.
2.
3.
4.
5.
6.
Read address
Read address
Read address
Read address
Read address
Read address
000
555
2AA
7FF
0F0
70F
(hex) Valid READ
(hex) Valid READ
(hex) Valid READ
(hex) Valid READ
(hex) Valid READ
(hex) Initiate STORE
Once the sixth address in the sequence has been
entered, the STORE cycle will commence and the chip
will be disabled. It is important that READ cycles and
not WRITE cycles are used in the sequence, although it
is not necessary that G is LOW for the sequence to be
valid. After the t
STORE
cycle time has been fulfilled, the
SRAM will again be activated for READ and WRITE
operation.
相關PDF資料 |
PDF描述 |
|---|---|
| U635H64D1C35 | NVRAM (EEPROM Based) |
| U635H64D1C45 | NVRAM (EEPROM Based) |
| U635H64D1K25 | 1.8V input/output rail-to-rail low power operational amplifiers |
| U635H64D1K35 | NVRAM (EEPROM Based) |
| U635H64D1K45 | NVRAM (EEPROM Based) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| U635H64D1C25G1 | 制造商:SIMTEK 制造商全稱:Simtek Corporation 功能描述:PowerStore 8K x 8 nvSRAM |
| U635H64D1C35 | 制造商:SIMTEK 制造商全稱:Simtek Corporation 功能描述:PowerStore 8K x 8 nvSRAM |
| U635H64D1C35G1 | 制造商:SIMTEK 制造商全稱:Simtek Corporation 功能描述:PowerStore 8K x 8 nvSRAM |
| U635H64D1C45 | 制造商:SIMTEK 制造商全稱:Simtek Corporation 功能描述:PowerStore 8K x 8 nvSRAM |
| U635H64D1C45G1 | 制造商:SIMTEK 制造商全稱:Simtek Corporation 功能描述:PowerStore 8K x 8 nvSRAM |
發布緊急采購，3分鐘左右您將得到回復。