- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382720 > UDA1320 (NXP Semiconductors N.V.) Low-cost stereo filter DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | UDA1320 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Low-cost stereo filter DAC |
| 中文描述： | 低成本立體聲數(shù)模轉(zhuǎn)換器過濾器 |
| 文件頁數(shù)： | 8/20頁 |
| 文件大小： | 102K |
| 代理商： | UDA1320 |
2000 Jan 10
8
Philips Semiconductors
Preliminary specification
Low-cost stereo filter DAC
UDA1320ATS
9
L3 INTERFACE DESCRIPTION
9.1
The L3 interface
The following system and digital sound processing
features can be controlled in the microcontroller mode of
the UDA1320ATS/N2:
System clock frequency
Data input format
De-emphasis for 32 kHz, 44.1 kHz and 48 kHz
Volume
Soft mute.
The exchange of data and control information between the
microcontroller and the UDA1320ATS/N2 is accomplished
through a serial hardware interface comprising the
following pins:
L3DATA
L3MODE
L3CLOCK.
Information transfer through the microcontroller bus is
organized in accordance with the L3 format, in which two
differentmodesofoperationcanbedistinguished;address
mode and data transfer mode (see Figs 4 and 6).
The address mode is required to select a device
communicating via the L3 bus and to define the
destination registers for the data transfer mode.
Data transfer can only be in one direction, consisting of
input to the UDA1320ATS/N2 to program sound
processing and other functional features.
Data bits 7 to 2 represent a 6-bit device address, bit 7
being the MSB. The address of the UDA1320ATS/N2 is
000101 (bit 7 to bit 2). If the UDA1320ATS/N2 receives a
different address, it will deselect its microcontroller
interface logic.
9.2
Data transfer mode
The selected address remains active during subsequent
data transfers until the UDA1320ATS/N2 receives a new
address command. The fundamental timing of data
transfers is essentially the same as in the address mode,
see Fig.6. The maximum input clock and data rate is 64 f
s
.
All transfers are by 8-bit bytes. Data will be stored in the
UDA1320ATS/N2 after reception of a complete byte. See
Fig.5 for a multi-byte transfer.
Table 4
Selection of data transfer
BIT 1
BIT 0
TRANSFER
0
0
1
0
1
0
DATA (volume, de-emphasis, mute)
not used
STATUS (system clock frequency,
data input format)
not used
1
1
Fig.4 Timing address mode.
handbook, full pagewidth
t h(L3)A
t h(L3)DA
t su(L3)DA
Tcy(CLK)(L3)
BIT 0
L3MODE
L3CLCK
L3DATA
BIT 7
MBK072
tCLK(L3)H
tCLK(L3)L
t su(L3)A
t su(L3)A
t h(L3)A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UDA1321T | Universal Serial Bus USB Digital-to-Analog Converter DAC |
| UDA1321 | USB-Digital To Analog Converters(通用串行總線-數(shù)模轉(zhuǎn)換器) |
| UDA1324TS | Ultra low-voltage stereo filter DAC |
| UDA1325 | Universal Serial Bus USB CODEC |
| UDA1325H | Universal Serial Bus USB CODEC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UDA1320A | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC |
| UDA1320ATS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low-cost stereo filter DAC |
| UDA1320ATSN2 | 制造商:NXP Semiconductors 功能描述:1320ATS/N2 |
| UDA1321 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB Digital-to-Analog Converter DAC |
| UDA1321H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal Serial Bus USB Digital-to-Analog Converter DAC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。