- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300082 > V53C8128HK45 (MOSEL-VITELIC) 128K X 8 EDO DRAM, 45 ns, PDSO24 PDF資料下載
參數(shù)資料
| 型號(hào)： | V53C8128HK45 |
| 廠商： | MOSEL-VITELIC |
| 元件分類： | DRAM |
| 英文描述： | 128K X 8 EDO DRAM, 45 ns, PDSO24 |
| 封裝： | 0.300 INCH, SOJ-26/24 |
| 文件頁(yè)數(shù)： | 1/20頁(yè) |
| 文件大小： | 222K |
| 代理商： | V53C8128HK45 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
1
MOSEL-VITELIC
V53C8128H
V53C8128H Rev. 1.1 November 1997
HIGH PERFORMANCE
35
40
45
50
Max.
RAS Access Time, (t
RAC)
35 ns
40 ns
45 ns
50 ns
Max. Column Address Access Time, (tCAA)
18 ns
20 ns
22 ns
24 ns
Min. Fast Page Mode With EDO Cycle Time, (tPC)
14 ns
15 ns
17 ns
19 ns
Min. Read/Write Cycle Time, (tRC)
70 ns
75 ns
80 ns
90 ns
PRELIMINARY
V53C8128H
ULTRA-HIGH PERFORMANCE,
128K X 8 BIT EDO PAGE MODE
CMOS DYNAMIC RAM
Device Usage Chart
Operating
Package Outline
Access Time (ns)
Power
Temperature
Range
K
35
40
45
50
Std.
Mark
0
°C to 70 °C
Blank
Features
s 128K x 8-bit organization
s
RAS access time: 35, 40, 45, 50 ns
s EDO Page Mode supports sustained I/O data
rates up to 71.5 MHz
s Low power dissipation
V53C8128H-50
— Operating Current – 135 mA max
— TTL Standby Current – 2.0 mA max
s Low CMOS Standby Current
V53C8128H – 1.0 mA max
s Read-Modify-Write,
RAS-Only Refresh,
CAS-Before-RAS Refresh capability
s Refresh Interval
V53C8128H – 512 cycles/8 ms
s Available in 26/24 pin 300 mil SOJ package
Description
The V53C8128H is a high speed 131,072 x 8 bit
CMOS dynamic random access memory. The
V53C8128H offers a combination of features: EDO
Page Mode for high data bandwidth, fast usable
speed, CMOS standby current.
All inputs and outputs are TTL compatible. Input
and output capacitances are significantly lowered to
allow increased system performance. Page Mode
with extended data out operation allows random
access of up to 256 columns (x8) bits within a row
with cycle times as short as 14 ns. Because of static
circuitry, the
CAS clock is not in the critical timing
path. The flow-through column address latches
allow address pipelining while relaxing many critical
system timing requirements for fast usable speed.
These features make the V53C8128H ideally suited
for graphics, digital signal processing and high
performance Peripherals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V53C8256LK60 | x8 Fast Page Mode DRAM |
| V53C8256LP60 | x8 Fast Page Mode DRAM |
| V53C8256LT60 | x8 Fast Page Mode DRAM |
| V53C8257HK-45 | x8 Burst EDO Page Mode DRAM |
| V53C8257HK-50 | x8 Burst EDO Page Mode DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| V53C8256HP45 | 制造商:Mosel Vitelic Corporation 功能描述: |
| V53C864K10L | 制造商:VITELIC 功能描述: |
| V53C864K80L | 制造商:VITELIC 功能描述: |
| V5-4/RK 4-0.3/0.3/0.3 | 制造商:TURCK Inc 功能描述:Cordset, Splitter, M12 Female Straight x 3, 4 Wire, 4m, PVC, Yellow |
| V-5410EK | 制造商:Honeywell Sensing and Control 功能描述:V Basics |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。