- 您現在的位置：買賣IC網 > PDF目錄361730 > VG36128161A (Vanguard International Semiconductor Corporation) CMOS Synchronous Dynamic RAM PDF資料下載
參數資料
| 型號： | VG36128161A |
| 廠商： | Vanguard International Semiconductor Corporation |
| 英文描述： | CMOS Synchronous Dynamic RAM |
| 中文描述： | 同步動態隨機存儲器的CMOS |
| 文件頁數： | 1/69頁 |
| 文件大小： | 940K |
| 代理商： | VG36128161A |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Document : 1G5-0154 Rev.1
Page 1
VIS
VG36128401A
Preliminary VG36128801A
VG36128161A
CMOS Synchronous Dynamic RAM
Description
The device is CMOS Synchronous Dynamic RAM organized as 8,388,608 - word x 4 -bit x 4 - bank,
4,194,304 - word x 8 - bit x 4 - bank, or 2,097,152 - word x 16 - bit x 4 - bank. These various organizations
provide wide choice for different applications. It is designed with the state-of-the-art technology to meet stan-
dard PC100 or high speed PC133 requirement. Four internal independent banks greatly increase the perfor-
mance efficiency. It is packaged in JEDEC standard pinout and standard plastic 54-pin TSOP package.
Features
Single 3.3V (
) power supply
0.3V
High speed clock cycle time : 7.5ns/10ns
Fully synchronous with all signals referenced to a positive clock edge
Programmable CAS Iatency (2,3)
Programmable burst length (1,2,4,8,& Full page)
Programmable wrap sequence (Sequential/Interleave)
Automatic precharge and controlled precharge
Auto refresh and self refresh modes
Quad Internal banks controlled by BA0 & BA1 (Bank select)
Each Bank can be operated simultaneously and independently
I/O level : LVTTL compatible
Random column access in every cycle
x4, x8, x16 organization
Input/Output controlled by DQM ( LDQM, UDQM )
4,096 refresh cycles/64ms
Burst termination by burst stop and precharge command
Burst read/single write option
The information shown is subject to change without notice.
±
相關PDF資料 |
PDF描述 |
|---|---|
| VG3617161BT-10 | x16 SDRAM |
| VG3617161DT-5.5 | SDRAM|2X512KX16|CMOS|TSOP|50PIN|PLASTIC |
| VG3617801BT-10 | 16Mb CMOS Synchronous Dynamic RAM |
| VG3617801BT-8H | 16Mb CMOS Synchronous Dynamic RAM |
| VG3617801BT-8L | 16Mb CMOS Synchronous Dynamic RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| VG36128161BT | 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM |
| VG36128401A | 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM |
| VG36128401BT | 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM |
| VG36128801A | 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM |
| VG36128801BT | 制造商:VML 制造商全稱:VML 功能描述:CMOS Synchronous Dynamic RAM |
發布緊急采購，3分鐘左右您將得到回復。