- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361731 > VG4632321AQ-5R (VANGUARD INTERNATIONAL SEMICONDUCTOR CORP) 524,288x32x2-Bit CMOS Synchronous Graphic RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | VG4632321AQ-5R |
| 廠商： | VANGUARD INTERNATIONAL SEMICONDUCTOR CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| 中文描述： | 1M X 32 SYNCHRONOUS GRAPHICS RAM, 4.5 ns, PQFP100 |
| 封裝： | PLASTIC, QFP-100 |
| 文件頁(yè)數(shù)： | 1/81頁(yè) |
| 文件大小： | 1965K |
| 代理商： | VG4632321AQ-5R |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
Document:
Rev.1
Page 1
VIS
Preliminary
VG4632321A
524,288x32x2-Bit
CMOS Synchronous Graphic RAM
Overview
The VG4632321A SGRAM is a high-speed CMOS synchronous graphic RAM containing 32M bits. It is
internally configured as a dual 512K x 32 DRAM with a synchronous interface (all signals are registered on
the positive edge of the clock signal, CLK). Each of the 512K x 32 bit bank is organized as 2048 rows by 256
columns by 32 bits. Read and write accesses to the SGRAM are burst oriented; accesses start at a selected
location and continue for a programmed number of locations in a programmed sequence. Accesses begin
with the registration of a BankActivate command which is then followed by a Read or Write command.
The VG4632321A provides for programmable Read or Write burst lengths of 1, 2, 4, 8, or full page, with
burst termination option. An Auto Precharge function may be enabled to provide a self-timed row precharge
that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy
to use. In addition, it features the write per bit and the masked block write functions.
By having a programmable Mode register and special mode register, the system can choose the best
suitable modes to maximize its performance. These devices are well suited for applications requiring high
memory bandwidth, and when combined with special graphics functions result in a device particularly well
suited to high performance graphics applications.
Features
Fast access time from clock: 4.5/5/5.5/6/7ns
Fast clock rate: 222/200/183/166/143MHz
Fully synchronous operation
Internal pipelined architecture
Dual internal banks(512K x 32-bit x 2-bank)
Programmable Mode and Special Mode registers
- CAS Latency: 1, 2, or 3
- Burst Length: 1, 2, 4, 8, or full page
- Burst Type: interleaved or linear burst
- Burst Read Single Write
- Load Color or Mask register
Burst stop function
Individual byte controlled by DQM0-3
Block write and write-per-bit capability
Auto Refresh and Self Refresh
2048 refresh cycles/32ms
Single + 3.3V
power supply
Interface: LVTTL
JEDEC 100-pin Plastic QFP package
0.3V
±
DQ3
V
DDQ
DQ4
DQ5
V
SSQ
DQ6
DQ7
V
DDQ
DQ16
DQ17
V
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
DQ18
V
DDQ
V
DD
V
SS
DQ20
V
SSQ
DQ22
V
DDQ
DQM0
DQM2
WE
CAS
RAS
CS
BS
A9
DQ28
V
DDQ
DQ27
DQ26
V
DQ25
DQ24
V
DQ15
DQ14
V
DQ13
DQ12
V
DDQ
V
SS
V
DQ11
DQ10
V
DQ9
DQ8
V
DDQ
NC
DQM3
DQM1
CLK
CKE
DSF
NC
A8/AP
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
D
V
S
D
D
V
S
N
N
N
N
N
N
N
N
N
D
D
D
N
V
D
V
S
8
8
8
8
8
8
8
8
9
9
9
9
9
9
9
9
9
9
1
8
A
A
A
A
V
S
A
N
N
N
N
N
N
N
N
A
A
A
N
V
D
A
4
4
4
4
4
4
4
4
4
4
3
3
3
3
3
3
3
3
3
5
Pin Assignment (Top View)
Key Specifications
VG4632321A
-4.5/-5/-5.5/-6/-7
t
CK
Clock Cycle time(min.)
4.5/5/5.5/6/7 ns
t
RAS
Row Active time(min.)
40/40/40/42/42 ns
t
AC
Access time from CLK(max.)
4/4.5/5/5.5/6 ns
t
RC
Row Cycle time(min.)
55/55/56.5/60/62 ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VG4632321AQ-6 | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-6R | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-7 | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-7R | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-45 | 524,288x32x2-Bit CMOS Synchronous Graphic RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VG4632321AQ-6 | 制造商:VML 制造商全稱(chēng):VML 功能描述:524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-6R | 制造商:VML 制造商全稱(chēng):VML 功能描述:524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-7 | 制造商:VML 制造商全稱(chēng):VML 功能描述:524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG4632321AQ-7R | 制造商:VML 制造商全稱(chēng):VML 功能描述:524,288x32x2-Bit CMOS Synchronous Graphic RAM |
| VG-465 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。