- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄276853 > W3E64M16S-200SBC (WHITE ELECTRONIC DESIGNS CORP) 64M X 16 DDR DRAM, 0.8 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3E64M16S-200SBC |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 64M X 16 DDR DRAM, 0.8 ns, PBGA60 |
| 封裝： | 10 X 12.50 MM, PLASTIC, BGA-60 |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 761K |
| 代理商： | W3E64M16S-200SBC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
W3E64M16S-XSBX
January 2007
Rev. 5
64Mx16 DDR SDRAM
FEATURES
DDR SDRAM rate = 200, 250, 266, 333**
Package:
60 Plastic Ball Grid Array (PBGA),
10 x 12.5mm
1Gb upgrade to 512Mb 60 FBGA SDRAM
2.5V ±0.2V core power supply
2.5V I/O (SSTL_2 compatible)
Differential clock inputs (CK and CK#)
Commands entered on each positive CK
edge
Internal pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Programmable Burst length: 2,4 or 8
Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (one per byte)
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
DLL to align DQ and DQS transitions with CLK
Four internal banks for concurrent operation
Data mask (DM) pins for masking write data
(one per byte)
Auto precharge option
Auto Refresh and Self Refresh Modes
Commercial, Industrial and Military
TemperatureRanges
Organized as 64M x 16
Weight: W3E64M16S-XSBX — 1.0 grams typical
* This product is subject to change without notice.
**
For 333Mbs operation of Industrial temperature CL = 2.5, at Military temperature
CL = 3.
BENEFITS
53% SPACE SAVINGS vs. 1-1GbTSOP
50% Space Savings vs 2 - 512Mb FPBGA
Reduced part count
50% I/O reduction vs FPBGA
9% I/O reduction vs TSOP
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
GENERAL DESCRIPTION
The 128MByte (1Gb) DDR SDRAM is a high-speed CMOS,
dynamic random-access, memory using 2 chips containing
536,870,912 bits. Each chip is internally configured as a
quad-bank DRAM.
The 128MB DDR SDRAM uses a double data rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 2n-prefetch
architecture with an interface designed to transfer two data
words per clock cycle at the I/O pins. A single read or write
access for the 256MB DDR SDRAM effectively consists of
a single 2n-bit wide, one-clock-cycle data transfer at the
internal DRAM core and two corresponding n-bit wide,
one-half-clock-cycle data transfers at the I/O pins.
A bi-directional data strobe (DQS) is transmitted externally,
along with data, for use in data capture at the receiver.
strobe transmitted by the DDR SDRAM during READs and
by the memory controller during WRITEs. DQS is edge-
aligned with data for READs and center-aligned with data
for WRITEs. Each chip has two data strobes, one for the
lower byte and one for the upper byte.
The 128MB DDR SDRAM operates from a differential clock
(CK and CK#); the crossing of CK going HIGH and CK
going LOW will be referred to as the positive edge of CK.
Commands (address and control signals) are registered
at every positive edge of CK. Input data is registered on
both edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
Read and write accesses to the DDR SDRAM are burst
oriented; accesses start at a selected location and continue
for a programmed number of locations in a programmed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WMF128K8-60FEM5A | 128K X 8 FLASH 5V PROM, 60 ns, CDFP32 |
| WMF128K8-150FFM5 | 128K X 8 FLASH 5V PROM, 150 ns, CDSO32 |
| WPS128K32V-25PJI | 512K X 8 MULTI DEVICE SRAM MODULE, 25 ns, CQMA68 |
| WE128K16-150CQ5A | 128K X 16 FLASH 5V PROM MODULE, 150 ns, CDMA40 |
| WS512K32F-20G4TM | 2M X 8 MULTI DEVICE SRAM MODULE, 20 ns, QMA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3E64M16S-200SBI | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 200 MHZ, 60 PBGA, INDUSTRIAL TEMP. - Bulk |
| W3E64M16S-200SBM | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 200 MHZ, 60 PBGA, MIL-TEMP. - Bulk |
| W3E64M16S-250NBC | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, COMMERCIAL TEMP. - Bulk |
| W3E64M16S-250NBI | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, INDUSTRIAL TEMP. - Bulk |
| W3E64M16S-250NBM | 制造商:Microsemi Corporation 功能描述:64M X 16 DDR, 2.5V, 250 MHZ, 60 PBGA, MIL-TEMP. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。