- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄276867 > W3HG128M72AEF665F1MAG (WHITE ELECTRONIC DESIGNS CORP) DDR DRAM MODULE, DMA240 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3HG128M72AEF665F1MAG |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | DDR DRAM MODULE, DMA240 |
| 封裝： | ROHS COMPLIANT, FBDIMM-240 |
| 文件頁(yè)數(shù)： | 1/17頁(yè) |
| 文件大小： | 256K |
| 代理商： | W3HG128M72AEF665F1MAG |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)
W3HG128M72AEF-Fx
September 2007
Rev. 3
ADVANCED*
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
1GB – 128Mx72 DDR2 SDRAM FBDIMM, ECC
VCC = VCCQ = +1.8V for DDR2 SDRAM
VREF = 0.9V SDRAM C/A termination
VCC = 1.5V for advanced memory buffer (AMB)
Serial Presence Detect (SPD) with EEPROM
Gold edge contacts
Dual rank
RoHS
DESCRIPTION
The W3HG128M72AEF is a 128Mx72 fully buffered 240-
pin Double Data Rate 2 SDRAM memory module based
on 512Mb DDR2 SDRAM components. The module
consists of eighteen 128Mx4, in FBGA package and a
AMB mounted on a 240 pin FR4 substrate.
* This product is under development, is not qualied or characterized and is subject to
change or cancellation without notice.
NOTE: Consult factory for availability of:
Vendor source control options
FEATURES
240-pin DDR2 fully buffered, dual in-line memory
module (FBDIMM) with ECC to detect and report
channel errors to the host memory controller.
Fast DDR2 DRAM data transfer rates: PC2-6400*,
PC2-5300, and PC2-4300
3.2 Gb/s and 4.0 Gb link transfer rates
High speed differential point-to-point link between
host memory controller and the AMB using serial,
dual-simplex bit lanes
10-pair southbound (data path to FBDIMM)
14-pair northbound (data path to FBDIMM)
Fault tolerant; can work around a bad bit lane in
each direction
High density scaling with up to 8 dual-rank modules
(288 DDR2 SDRAM devices) per channel
SMBus interface to AMB for conguration register
access.
In-band and out-bank command access
Deterministic protocol
Enables memory controller to optimize DRAM
access for maximum performance
Delivers precise control and repeatable memory
behavior
Automatic DDR2 SDRAM bus and channel
calibration
Transmitter de-emphasis to reduce ISI
MBIST and IBIST test functions
Transparent mode for DDR2 SDRAM test support
PERFORMANCE PARAMETERS
Speed Grade
Module Bandwidth
Peak Channel Throughput
Link Transfer Rate
Latency (CL-tRCD-tRP)
665
PC2-5300
8.0 GB/s
4.0 GT/s
5-5-5
534
PC2-4200
6.4 GB/s
3.2 GT/s
4-4-4
* Consult factory for availability
Note: JEDEC has not yet adopted a nal FBDIMM standard
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WF128K32N-90G2UM5A | FLASH 5V PROM MODULE, CQFP68 |
| WS27C010L-10L/5 | 128K X 8 UVPROM, 100 ns, CQCC32 |
| WS57C64F-70DMB | 8K X 8 UVPROM, 70 ns, CDIP28 |
| WMD4M4V-100F2C | 4M X 4 FAST PAGE DRAM, 100 ns, CDSO24 |
| WMS128K8L-25DEC | 128K X 8 STANDARD SRAM, 25 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3HG2128M72ACER403AD6XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER534AD6XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER665AD6XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER806AD6XG | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
| W3HG2128M72ACER-AD6 | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:2GB - 2x128Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。