欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: W3HG2128M72AEF534F1SBG
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 256M X 72 DDR DRAM MODULE, DMA240
封裝: ROHS COMPLIANT, DIMM-240
文件頁數: 1/18頁
文件大小: 348K
代理商: W3HG2128M72AEF534F1SBG
W3HG2128M72AEF-Fx
June 2007
Rev. 3
ADVANCED*
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
2GB – 2x128Mx72 DDR2 SDRAM FBDIMM, ECC
VCC = VCCQ = +1.8V for DDR2 SDRAM
VREF = 0.9V SDRAM C/A termination
VCC = 1.5V for advanced memory buffer (AMB)
Serial Presence Detect (SPD) with EEPROM
Gold edge contacts
Dual rank
RoHS
DESCRIPTION
The W3HG2128M72AEF is a 2x128Mx72 fully buffered
240-pin Double Data Rate 2 SDRAM memory module
based on 512Mb DDR2 SDRAM components. The module
consists of thirty six 128Mx4, in FBGA package and a AMB
mounted on a 240 pin FR4 substrate.
* This product is under development, is not qualied or characterized and is subject to
change or cancellation without notice.
NOTE: Consult factory for availability of:
Vendor source control options
FEATURES
240-pin DDR2 fully buffered, dual in-line memory
module (FBDIMM) with ECC to detect and report
channel errors to the host memory controller.
Fast DDR2 DRAM data transfer rates: PC2-6400*,
PC2-5300, and PC2-4300
3.2 Gb/s and 4.0 Gb link transfer rates
High speed differential point-to-point link between
host memory controller and the AMB using serial,
dual-simplex bit lanes
10-pair southbound (data path to FBDIMM)
14-pair northbound (data path to FBDIMM)
Fault tolerant; can work around a bad bit lane in
each direction
High density scaling with up to 8 dual-rank modules
(288 DDR2 SDRAM devices) per channel
SMBus interface to AMB for conguration register
access.
In-band and out-bank command access
Deterministic protocol
Enables memory controller to optimize DRAM
access for maximum performance
Delivers precise control and repeatable memory
behavior
Automatic DDR2 SDRAM bus and channel
calibration
Transmitter de-emphasis to reduce ISI
MBIST and IBIST test functions
Transparent mode for DDR2 SDRAM test support
PERFORMANCE PARAMETERS
Speed Grade
Module Bandwidth
Peak Channel Throughput
Link Transfer Rate
Latency (CL-tRCD-tRP)
665
PC2-5300
8.0 GB/s
4.0 GT/s
5-5-5
534
PC2-4200
6.4 GB/s
3.2 GT/s
4-4-4
* Consult factory for availability
Note: JEDEC has not yet adopted a nal FBDIMM standard
相關PDF資料
PDF描述
W3EG72129S262JD3 DDR DRAM MODULE, DMA184
W7NCF04GH10CS6AM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF04GH10CSABCM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF04GH10CSABJM1G FLASH 3.3V PROM MODULE, XMA50
W7NCF04GH10ISA3FM1G FLASH 3.3V PROM MODULE, XMA50
相關代理商/技術參數
參數描述
W3HG264M72EER403AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER534AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER665AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER806AD7XG 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
W3HG264M72EER-AD7 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 2x64Mx72 DDR2 SDRAM REGISTERED, w/PLL, VLP Mini-DIMM
主站蜘蛛池模板: 盐源县| 梁河县| 准格尔旗| 马尔康县| 花莲市| 凌海市| 衡水市| 鄂托克旗| 正蓝旗| 故城县| 喀什市| 南投市| 盐亭县| 政和县| 吕梁市| 眉山市| 揭西县| 迁西县| 珠海市| 安图县| 康定县| 特克斯县| 安丘市| 蓬安县| 读书| 湖州市| 济源市| 昌宁县| 云南省| 连南| 南宫市| 布尔津县| 建水县| 绵竹市| 德钦县| 金山区| 丹凤县| 岑巩县| 济阳县| 嘉荫县| 昭觉县|