- 您現在的位置：買賣IC網 > PDF目錄361784 > W48C101-01H CPU System Clock Generator PDF資料下載
參數資料
| 型號： | W48C101-01H |
| 英文描述： | CPU System Clock Generator |
| 中文描述： | CPU系統時鐘發生器 |
| 文件頁數： | 1/8頁 |
| 文件大小： | 179K |
| 代理商： | W48C101-01H |
Spread Spectrum BX System Frequency Generator
W48C101-01
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
May 17, 2001, rev. *A
1W48C101-01
Features
Maximized EMI suppression using Cypress’s Spread
Spectrum technology
Four copies of CPU output
Eight copies of PCI output (Synchronous w/CPU
output)
Two copies of 14.318-MHz IOAPIC output
Two copies of 48-MHz USB output
Three buffered copies of 14.318-MHz reference input
Input is a 14.318-MHz XTAL or reference signal
Selectable 100-MHz or 66-MHz CPU outputs
Power management control input pins
Test mode and output three-state capability
Key Specifications
Supply Voltages: .......................................V
DDQ3
= 3.3V±5%
V
DDQ2
= 2.5V±5%
CPU0:3 Jitter (Cycle to Cycle):................................... 200 ps
CPU0:3 Clock Skew: ...................................................175 ps
PCI_F, PCI1:7 Clock Skew: .........................................500 ps
CPU to PCI Clock Skew: ..............1.5 to 4.0 ns (CPU Leads)
Logic inputs have 250-k
pull-up resistors except SEL100/66#.
Table 1. Pin Selectable Frequency
SEL
100/66#
SEL1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
SEL0
0
1
0
1
0
1
0
1
CPU
(MHz)
HI-Z
66.6
66.6
66.6
X1/2
100
100
100
PCI
(MHz)
HI-Z
33.3
33.3
33.3
X1/6
33.3
33.3
33.3
SPREAD#=0
Don’t Care
±0.9% Center
–1% Down
–0.5% Down
Don’t Care
±0.9% Center
–1% Down
–0.5% Down
Pin Configuration
Block Diagram
REF0
REF1
GND
X1
X2
GND
PCI_F
PCI1
VDDQ3
PCI2
PCI3
GND
PCI4
PCI5
VDDQ3
PCI6
PCI7
GND
VDDQ3
GND
VDDQ3
48MHz
48MHz
GND
VDDQ3
REF2
VDDQ2
APIC0
APIC1
GND
NC
VDDQ2
CPU0
CPU1
GND
VDDQ2
CPU2
CPU3
GND
VDDQ3
GND
PCI_STOP#
CPU_STOP#
PWR_DWN#
SPREAD#
SEL0
SEL1
SEL100/66#
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
VDDQ3
REF0
VDDQ2
APIC0
CPU0
CPU1
CPU2
CPU3
PCI_F
XTAL
OSC
PLL Ref Freq
PLL 1
SEL100/66#
X2
X1
REF1
VDDQ3
Stop
Clock
Control
Stop
Clock
Control
PCI1
PWR_DWN#
Power
Down
Control
PCI2
PCI3
PCI4
PCI5
48MHz
48MHz
PLL2
÷2/÷3
REF2
VDDQ2
PCI_STOP#
CPU_STOP#
PCI6
PCI7
VDDQ3
APIC1
SEL0
SEL1
SPREAD#
相關PDF資料 |
PDF描述 |
|---|---|
| W48C20-08G | Miscellaneous Clock Generator |
| W48C54A-05G | CPU System Clock Generator |
| W48C54A-09G | CPU System Clock Generator |
| W48C54A-59G | CPU System Clock Generator |
| W48C55A-61G | CPU System Clock Generator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| W48C101-01HT | 制造商:Cypress Semiconductor 功能描述: 制造商:IC Works Inc 功能描述:100 MHz, PROC SPECIFIC CLOCK GENERATOR, 48 Pin Plastic SMT |
| W48C101-01HTR | 制造商:IC_WORKS 功能描述: |
| W48C111 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Frequency Generator for Integrated Core Logic |
| W48C111-16 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Frequency Generator for Integrated Core Logic |
| W48C111-16H | 功能描述:IC CLOCK GEN FREQ MOD 28-SSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數:1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應商設備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發布緊急采購，3分鐘左右您將得到回復。