欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: WEDPN4M64V-100BM
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 4M X 64 SYNCHRONOUS DRAM, 7 ns, PBGA219
封裝: 21 X 21 MM, PLASTIC, BGA-219
文件頁數(shù): 1/12頁
文件大小: 385K
代理商: WEDPN4M64V-100BM
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
White Electronic Designs
WEDPN4M64V-XBX
January 2005
Rev. 8
White Electronic Designs Corp. reserves the right to change products or specications without notice.
GENERAL DESCRIPTION
The 32MByte (256Mb) SDRAM is a high-speed CMOS,
dynamic random-access ,memory using 4 chips containing
67,108,864 bits. Each chip is internally congured as a
quad-bank DRAM with a synchronous interface. Each of the
chip’s 16,777,216-bit banks is organized as 4,096 rows by
256 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for
a programmed number of locations in a programmed
sequence. Accesses begin with the registration of an ACTIVE
command, which is then followed by a READ or WRITE
command. The address bits registered coincident with the
ACTIVE command are used to select the bank and row to
be accessed (BA0, BA1 select the bank; A0-11 select the
row). The address bits registered coincident with the READ
or WRITE command are used to select the starting column
location for the burst access.
The SDRAM provides for programmable READ or WRITE
burst lengths of 1, 2, 4 or 8 locations, or the full page, with
a burst terminate option. An AUTO PRECHARGE function
may be enabled to provide a self-timed row precharge that
is initiated at the end of the burst sequence.
The 256Mb SDRAM uses an internal pipelined architecture to
achieve high-speed operation. This architecture is compatible
with the 2n rule of prefetch architectures, but it also allows
the column address to be changed on every clock cycle to
achieve a high-speed, fully random access. Precharging one
bank while accessing one of the other three banks will hide
the precharge cycles and provide seamless, high-speed,
random-access operation.
The 256Mb SDRAM is designed to operate in 3.3V, low-
power memory systems. An auto refresh mode is provided,
along with a power-saving, power-down mode.
4Mx64 Synchronous DRAM
21
Discrete Approach
S
A
V
I
N
G
S
Area
4 x 265mm2 = 1061mm2
441mm2
58%
ACTUAL SIZE
22.3
11.9
54
TSOP
54
TSOP
54
TSOP
54
TSOP
WEDPN4M64V-XBX
FEATURES
High Frequency = 100, 125, 133MHz
Package:
219 Plastic Ball Grid Array (PBGA), 21 x 21mm
Single 3.3V ±0.3V power supply
Fully Synchronous; all signals registered on positive
edge of system clock cycle
Internal pipelined operation; column address can be
changed every clock cycle
Internal banks for hiding row access/precharge
Programmable Burst length 1,2,4,8 or full page
4096 refresh cycles
Commercial, Industrial and Military Temperature
Ranges
Organized as 4M x 64
User Congurable as 2x4Mx32 or 4x4Mx16
Weight: WEDPN4M64V-XBX - 2 grams typical
BENEFITS
58% SPACE SAVINGS
Reduced part count
Reduced trace lengths for lower parasitic
capacitance
Laminate interposer for optimum TCE match
Suitable for hi-reliability applications
Upgradeable to 8M x 64 (contact factory for
availability)
*This product is subject to change without notice.
相關(guān)PDF資料
PDF描述
W7NCF02GH11CS6BG 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
W7NCF02GH11IS7EG 128M X 16 FLASH 3.3V PROM CARD, 150 ns, UUC
WS512K32-55G2LM 512K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68
WS512K32-55G2LC 512K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68
WS512K32-45G2LQA 512K X 32 MULTI DEVICE SRAM MODULE, 45 ns, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WEDPN4M64V-125BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 Synchronous DRAM
WEDPN4M64V-125BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 Synchronous DRAM
WEDPN4M64V-125BM 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 Synchronous DRAM
WEDPN4M64V-133BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 Synchronous DRAM
WEDPN4M64V-133BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 Synchronous DRAM
主站蜘蛛池模板: 绩溪县| 石景山区| 霸州市| 兴业县| 龙江县| 酉阳| 上林县| 安吉县| 峡江县| 西乡县| 沿河| 武清区| 本溪市| 石门县| 漾濞| 延寿县| 万全县| 万宁市| 山东省| 德江县| 丰台区| 谢通门县| 康马县| 邻水| 涿鹿县| 大石桥市| 浪卡子县| 巴塘县| 无极县| 县级市| 鹤山市| 方城县| 濉溪县| 云浮市| 漳州市| 隆德县| 平江县| 吴堡县| 合肥市| 宜兴市| 堆龙德庆县|