欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: WEDPN8M64VR-66BI
元件分類: DRAM
英文描述: 8M X 64 SYNCHRONOUS DRAM MODULE, 7.5 ns, PBGA219
封裝: PLASTIC, BGA-219
文件頁數: 1/12頁
文件大小: 314K
代理商: WEDPN8M64VR-66BI
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
HI-RELIABILITY PRODUCT
WEDPN8M64VR-XBX
January 2001 Rev. 0
GENERAL DESCRIPTION
The 64MByte (512Mb) SDRAM is a high-speed CMOS, dynamic
random-access memory using 4 chips containing 134,217,728
bits. Each chip is internally configured as a quad-bank DRAM with
a synchronous interface. Each of the chip’s 33,554,432-bit banks
is organized as 4,096 rows by 512 columns by 16 bits. The MCP
also incorporates two 16-bit universal bus drivers for input control
signals and address.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for a pro-
grammed number of locations in a programmed sequence. Ac-
cesses begin with the registration of an ACTIVE command, which
is then followed by a READ or WRITE command. The address bits
registered coincident with the ACTIVE command are used to
select the bank and row to be accessed (BA0, BA1 select the bank;
A0-11 select the row). The address bits registered coincident with
the READ or WRITE command are used to select the starting
column location for the burst access.
The SDRAM provides for programmable READ or WRITE burst lengths
of 1, 2, 4 or 8 locations, or the full page, with a burst terminate option.
An AUTO PRECHARGE function may be enabled to provide a self-
timed row precharge that is initiated at the end of the burst sequence.
The 512Mb SDRAM uses an internal pipelined architecture to achieve
high-speed operation. This architecture is compatible with the 2
n rule
of prefetch architectures, but it also allows the column address to be
changed on every clock cycle to achieve a high-speed, fully random
access. Precharging one bank while accessing one of the other three
banks will hide the precharge cycles and provide seamless, high-
speed, random-access operation.
The 512Mb SDRAM is designed to operate in 3.3V, low-power
memory systems. An auto refresh mode is provided, along with a
power-saving, power-down mode.
All inputs and outputs are LVTTL compatible. SDRAMs offer substan-
tial advances in DRAM operating performance, including the ability to
synchronously burst data at a high data rate with automatic column-
address generation, the ability to interleave between internal banks
in order to hide precharge time and the capability to randomly change
column addresses on each clock cycle during a burst access.
8Mx64 Registered Synchronous DRAM ADVANCED*
FEATURES
s Registered for enhanced performance of bus speeds of 66 MHz
and 100 MHz
s Package:
219 Plastic Ball Grid Array (PBGA), 32 x 25mm
s Single 3.3V
±0.3V power supply
s Fully synchronous; all signals registered on positive edge of
system clock cycle
s Internal pipelined operation; column address can be changed
every clock cycle
s Internal banks for hiding row access/precharge
s Programmable Burst length 1,2,4,8 or full page
s 4096 refresh cycles
s Commercial, Industrial and Military Temperature Ranges
s Organized as 8M x 64
s Weight: WEDPN8M64VR-XBX - 2.5 grams typical
BENEFITS
s 41% SPACE SAVINGS
s Reduced part count
s Reduced trace lengths for lower parasitic capacitance
s Glueless connection to memory controller/PCI bridge
s Laminate interposer for optimum TCE match
s Suitable for hi-reliability applications
s Upgradeable to 16M x 64 density (contact factory for information)
* This data sheet describes a product under development, non-qualified, and is
subject to change or cancellation without notice.
相關PDF資料
PDF描述
WF-128K32-120G4I 512K X 8 FLASH 12V PROM MODULE, 120 ns, CQFP68
WF-128K32-120G4M 512K X 8 FLASH 12V PROM MODULE, 120 ns, CQFP68
WF512K32 512Kx32 5V FLASH MODULE, SMD 5962-94612
WF512K32F-60G4TM5A 512Kx32 5V FLASH MODULE, SMD 5962-94612
WF512K32F-70G1UI5 512Kx32 5V FLASH MODULE, SMD 5962-94612
相關代理商/技術參數
參數描述
WEDPN8M64VR-XBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Registered SDRAM MCP
WEDPN8M64V-XB2X 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx64 Synchronous DRAM
WEDPN8M64V-XBX 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP
WEDPN8M72LV-100B2I 制造商:Microsemi Corporation 功能描述:UCKT,SDRAM8MX72,219BGA,8M72LV - Bulk
WEDPN8M72V-100B2C 制造商:Microsemi Corporation 功能描述:8M X 72 SDRAM MODULE, 3.3V, 100 MHZ, 219 PBGA 21MM X 25MM, C - Bulk
主站蜘蛛池模板: 张掖市| 宁晋县| 九台市| 博客| 丹棱县| 吉木萨尔县| 浦北县| 上林县| 阿克陶县| 哈巴河县| 济宁市| 始兴县| 奉贤区| 平遥县| 麻江县| 察隅县| 沈丘县| 光泽县| 庆阳市| 洛阳市| 青海省| 鄂托克旗| 凤山县| 和林格尔县| 玉田县| 砀山县| 山丹县| 白银市| 高邮市| 西华县| 灌南县| 景德镇市| 辉县市| 永胜县| 金沙县| 眉山市| 岢岚县| 静海县| 神木县| 确山县| 土默特右旗|