- 您現在的位置：買賣IC網 > PDF目錄140404 > WEDPN8M72VR-100BC (WHITE ELECTRONIC DESIGNS CORP) 8M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 PDF資料下載
參數資料
| 型號： | WEDPN8M72VR-100BC |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類： | DRAM |
| 英文描述： | 8M X 72 SYNCHRONOUS DRAM MODULE, 6 ns, PBGA219 |
| 封裝： | 32 X 25 MM, PLASTIC, BGA-219 |
| 文件頁數： | 1/12頁 |
| 文件大小： | 423K |
| 代理商： | WEDPN8M72VR-100BC |
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WEDPN8M72VR
WEDPN8M72VR-----XBX
XBX
November 2003 Rev. 4
The 64MByte (512Mb) SDRAM is a high-speed CMOS, dy-
namic random-access ,memory using 5 chips containing
134,217,728 bits. Each chip is internally configured as a
quad-bank DRAM with a synchronous interface. Each of the
chip’s 33,554,432-bit banks is organized as 4,096 rows by
512 columns by 16 bits. The MCP also incorporates two
16-bit universal bus drivers for address and input control
signals.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for a pro-
grammed number of locations in a programmed sequence.
Accesses begin with the registration of an ACTIVE com-
mand, which is then followed by a READ or WRITE com-
mand. The address bits registered coincident with the AC-
TIVE command are used to select the bank and row to be
accessed (BA0, BA1 select the bank; A0-11 select the row).
The address bits registered coincident with the READ or
WRITE command are used to select the starting column lo-
cation for the burst access.
The SDRAM provides for programmable READ or WRITE burst
lengths of 1, 2, 4 or 8 locations, or the full page, with a
burst terminate option. An AUTO PRECHARGE function may
be enabled to provide a self-timed row precharge that is
initiated at the end of the burst sequence.
The 512Mb SDRAM uses an internal pipelined architecture
to achieve high-speed operation. This architecture is com-
patible with the 2
n rule of prefetch architectures, but it also
allows the column address to be changed on every clock
cycle to achieve a high-speed, fully random access.
Precharging one bank while accessing one of the other three
banks will hide the precharge cycles and provide seam-
less, high-speed, random-access operation.
The 512Mb SDRAM is designed to operate in 3.3V, low-
power memory systems. An auto refresh mode is provided,
along with a power-saving, power-down mode.
All inputs and outputs are LVTTL compatible. SDRAMs offer
substantial advances in DRAM operating performance, in-
cluding the ability to synchronously burst data at a high data
rate with automatic column-address generation, the ability
to interleave between internal banks in order to hide
precharge time and the capability to randomly change col-
umn addresses on each clock cycle during a burst access.
8Mx72 Registered Synchronous DR
8Mx72 Registered Synchronous DRAM
AM
! Registered for enhanced performance of bus speeds of
66 MHz and 100 MHz
! Package:
219 Plastic Ball Grid Array (PBGA), 32 x 25mm
! Single 3.3V ±0.3V power supply
! Fully Synchronous; all signals registered on positive edge
of system clock cycle
! Internal pipelined operation; column address can be
changed every clock cycle
! Internal banks for hiding row access/precharge
! Programmable Burst length 1,2,4,8 or full page
! 4096 refresh cycles
! Commercial, Industrial and Military Temperature Ranges
! Organized as 8M x 72
! Weight: WEDPN8M72VR-XBX - 2.5 grams typical
! 48% SPACE SAVINGS
! Reduced part count
! Reduced I/O count
40% I/O Reduction
! Laminate interposer for optimum TCE match
! Glueless connection to memory controller/PCI bridge
! Suitable for hi-reliability applications
! Upgradeable to 16M x 72 density (contact factory for
information)
FEA
FEATURES
TURES
BENEFITS
* This datasheet describes a product that is subject to change without notice.
GENER
GENERAL DESCRIPTION
AL DESCRIPTION
相關PDF資料 |
PDF描述 |
|---|---|
| WS128K32-15G1TCA | 128K X 32 MULTI DEVICE SRAM MODULE, 15 ns, CQFP68 |
| WS128K32-15G1TMA | 128K X 32 MULTI DEVICE SRAM MODULE, 15 ns, CQFP68 |
| WS128K32-55G1UCA | 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
| WS128K32-35G2UI | 128K X 32 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
| WS128K32-55G2UC | 128K X 32 MULTI DEVICE SRAM MODULE, 55 ns, CQFP68 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| WEDPN8M72VR-XBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Registered SDRAM MCP |
| WEDPN8M72V-XB2X | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:8Mx72 Synchronous DRAM |
| WEDPN8M72V-XBX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SDRAM MCP |
| WEDPNF8M721V-1010BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
| WEDPNF8M721V-1010BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8Mx72 Synchronous DRAM + 8Mb Flash Mixed Module Multi-Chip Package |
發布緊急采購，3分鐘左右您將得到回復。