- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361836 > WEDPZ512K72S-XBX NBL SSRAM MCP PDF資料下載
參數(shù)資料
| 型號： | WEDPZ512K72S-XBX |
| 英文描述： | NBL SSRAM MCP |
| 中文描述： | NBL的的SSRAM MCP的 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大小： | 227K |
| 代理商： | WEDPZ512K72S-XBX |
1
White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com
WEDPZ512K 72S-X BX
!
Fast clock speed: 150, 133, and 100MHz
!
Fast access times: 3.8ns, 4.2ns, and 5.0ns
!
Fast OE access times: 3.8ns, 4.2ns, and 5.0ns
!
High performance 3-1-1-1 access rate
!
2.5V ± 5% power supply
!
Common data inputs and data outputs
!
Byte write enable and global write control
!
Six chip enables for depth expansion and address
pipeline
!
Internally self-timed write cycle
!
Burst control pin (interleaved or linear burst sequence)
!
Automatic power-down for portable applications
!
Commercial, industrial and military temperature ranges
!
Packaging:
152 PBGA package 17 x 23mm
512K x 72 Synchronous Pipeline Burst ZBL SRAM
November 2003 Rev. 6
F
UNCTIONAL
B
LOCK
D
IAGRAM
*PRELIMINARY
FEATURES
DESCRIPTION
BENEFITS
!
30% space savings compared to equivalent TQFP
solution
!
Reduced part count
!
24% I/O reduction
!
Laminate interposer for optimum TCE match
!
Low Profile
!
Reduce layer count for board routing
!
Suitable for hi-reliability applications
!
User configurable as 1M x 36 or 2M x 18
!
Upgradable to 1M x 72 (contact factory for availability)
The WEDC SyncBurst - SRAM employs high-speed, low-
power CMOS design that is fabricated using an advanced
CMOS process. WEDC’s 32Mb SyncBurst SRAMs integrate
two 512K x 36 SSRAMs into a single BGA package to pro-
vide 512K x 72 configuration. All synchronous inputs pass
through registers controlled by a positive-edge-triggered
single-clock input (CLK). The ZBL or Zero Bus Latency
Memory utilizes all the bandwidth in any combination of
operating cycles. Address, data inputs, and all control sig-
nals except output enable and linear burst order are syn-
chronized to input clock. Burst order control must be tied
“High or Low.” Asynchronous inputs include the sleep
mode enable (ZZ). Output Enable controls the outputs at
any given time. Write cycles are internally self-timed and
initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation and pro-
vides increased timing flexibility for incoming signals.
*Prelimnary product that is not fully characterzed, non-qualified and is subject
to change without notice.
A
0-18
BWa
BWb
BWc
BWd
WE
0
OE
0
CLK
0
CKE
0
CS1
0
CS2
0
CS2
0
ADV
0
LBO
ZZ
SA
BWa
BWb
BWc
BWd
WE
0
OE
0
CLK
CKE
CS1
CS2
CS2
ADV
LBO
ZZ
DQPA
DQA
0-7
DQPB
DQB
0-7
DQPC
DQC
0-7
DQPD
DQD
0-7
DQPA
DQA
0-7
DQPB
DQB
0-7
DQPC
DQC
0-7
DQPD
DQD
0-7
512K x 36 SSRAM
BWe
BWf
BWg
BWh
WE1
OE1
CLK1
CKE1
CS1
1
CS2
1
CS2
1
ADV1
SA
BWa
BWb
BWc
BWd
WEO
OEO
CLK
CKE
CS1
CS2
CS2
ADV
LBO
ZZ
512K x 36 SSRAM
DQPA
DQA
0-7
DQPB
DQB
0-7
DQPC
DQC
0-7
DQPH
DQD
0-7
DQPE
DQE
0-7
DQPF
DQF
0-7
DQPG
DQG
0-7
DQPH
DQH
0-7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WEDPZ512K72V-XBX | NBL SSRAM MCP |
| WF100 | DC to DC Converter |
| WF100U | DC to DC Converter |
| WF101 | DC to DC Converter |
| WF101U | DC to DC Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WEDPZ512K72V-100BC | 制造商:Microsemi Corporation 功能描述:512K X 72 ZBL SSRAM MODULE, 3.3V, 100MHZ, 152 BGA 17MM X 23M - Bulk |
| WEDPZ512K72V-100BI | 制造商:Microsemi Corporation 功能描述:512K X 72 ZBL SSRAM MODULE, 3.3V, 100MHZ, 152 BGA 17MM X 23M - Bulk |
| WEDPZ512K72V-100BM | 制造商:Microsemi Corporation 功能描述:512K X 72 ZBL SSRAM MODULE, 3.3V, 100MHZ, 152 BGA 17MM X 23M - Bulk |
| WEDPZ512K72V-133BC | 制造商:Microsemi Corporation 功能描述:512K X 72 ZBL SSRAM MODULE, 3.3V, 133MHZ, 152 BGA 17MM X 23M - Bulk |
| WEDPZ512K72V-133BI | 制造商:Microsemi Corporation 功能描述:512K X 72 ZBL SSRAM MODULE, 3.3V, 133MHZ, 152 BGA 17MM X 23M - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。