- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361945 > WV3EG128M72EFSR265D3MG 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | WV3EG128M72EFSR265D3MG |
| 英文描述： | 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| 中文描述： | 1GB的- 128Mx72 DDR SDRAM的注冊(cè)瓦特/鎖相環(huán)，F(xiàn)BGA封裝 |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大小： | 334K |
| 代理商： | WV3EG128M72EFSR265D3MG |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
1
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
March 2005
Rev. 0
ADVANCED*
WV3EG128M72EFSR-D3
1GB – 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA
DESCRIPTION
The WV3EG128M72EFSR is a 128Mx72 Double Data
Rate SDRAM memory module based on 512Mb DDR
SDRAM component. The module consists of eighteen
64Mx8 DDR components in FBGA packages mounted on
a 184 Pin FR4 substrate.
Synchronous design allows precise cycle control with the
use of system clock. Data I/O transactions are possible on
both edges and Burst Lenths allow the same device to be
useful for a variety of high bandwidth, high performance
memory system applications.
* This product is under development, is not qualified or characterized and is subject to
change or cancellation without notice.
FEATURES
Double-data-rate architecture
DDR266 and DDR333
JEDEC design specifications
Bi-directional data strobes (DQS)
Differential clock inputs (CK & CK#)
Programmable Read Latency 2,2,5 (clock)
Programmable Burst Length (2,4,8)
Programmable Burst type (sequential & interleave)
Edge aligned data output, center aligned data input
Auto and self refresh
Serial presence detect
Power Supply:
V
CC
= V
CCQ
= +2.5V ±0.2V (100, 133 and
166MHz)
184 pin DIMM package
PCB height:
D3: 29.97mm (1.18")
NOTE: Consult factory for availability of:
Lead-Free Products
Vendor source control options
Industrial temperature options
OPERATING FREQUENCIES
DDR333 @CL=2.5
166MHz
2.5-3-3
DDR266 @CL=2
133MHz
2-2-2
DDR266 @CL=2.5
133MHz
2.5-3-3
Clock Speed
CL-t
RCD
-t
RP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WV3EG128M72EFSR265D3SF | 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR265D3SG | 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR335D3MF | 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR335D3MG | 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR335D3SF | 1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| WV3EG128M72EFSR265D3SF | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR265D3SG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR335D3MF | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR335D3MG | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
| WV3EG128M72EFSR335D3SF | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:1GB - 128Mx72 DDR SDRAM REGISTERED w/PLL, FBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。