- 您現在的位置：買賣IC網 > PDF目錄371212 > X25097M-2.7 2-Phase Dual Synchronous PWM Controller with Oscillator Synchronization and Pre-Bias Startup; A IR3621 packaged in a 28-Pin TSSOP on Tape and Reel PDF資料下載
參數資料
| 型號： | X25097M-2.7 |
| 英文描述： | 2-Phase Dual Synchronous PWM Controller with Oscillator Synchronization and Pre-Bias Startup; A IR3621 packaged in a 28-Pin TSSOP on Tape and Reel |
| 中文描述： | SPI串行EEPROM |
| 文件頁數： | 1/14頁 |
| 文件大小： | 136K |
| 代理商： | X25097M-2.7 |
FORNEWDESGN
REV 1.1 9/8/00
Characteristics subject to change without notice.
1 of 14
www.xicor.com
Recommended System Management
Alternative: X5083
5MHz Low Power SPI Serial EEPROM with IDLock
Memory
FEATURES
5MHz clock rate
IDLock memory
—IDLock first or last page, any 1/4 or lower 1/2 of
EEPROM array
Low power CMOS
—<1μA standby current
—<3mA active current during write
—<400μA active current during read
2.7V-5.5V operation
Built-in inadvertent write protection
—Power-up/power-down protection circuitry
—Write enable latch
—Write protect pin
SPI modes (0,0 & 1,1)
1024 x 8 bits
—16-byte page mode
Self-timed write cycle
—5ms write cycle time (typical)
High reliability
—Endurance: 1,000,000 cycles/byte
—Data retention: 100 years
—ESD: 2000V on all pins
8-lead MSOP package
8-lead TSSOP package
8-lead SOIC package
DESCRIPTION
The X25097 is a CMOS 8K-bit serial EEPROM, inter-
nally organized as 1024 x 8. The X25097 features a
Serial Peripheral Interface (SPI) and software protocol,
allowing operation on a simple four-wire bus. The bus
signals are a clock input (SCK) plus separate data in
(SI) and data out (SO) lines. Access to the device is
controlled through a chip select (CS) input, allowing
any number of devices to share the same bus.
IDLock is a programmable locking mechanism which
allows the user to lock system ID and parametric data
in different portions of the EEPROM memory space,
ranging from as little as one page to as much as 1/2 of
the total array. The X25097 also features a WP pin that
can be used for hardwire protection of the part, dis-
abling all write attempts, as well as a Write Enable
Latch that must be set before a write operation can be
initiated.
The X25097 utilizes Xicor’s proprietary Direct Write
cell, providing a minimum endurance of 1,000,000
cycles per byte and a minimum data retention of 100
years.
BLOCK DIAGRAM
Command
Decode
and
Control
Logic
Write Control Logic
Data Register
Y Decode Logic
X
Decode
Logic
High Voltage
Control
8K EERPM
Array
(1024 x 8)
SO
SI
SCK
CS
WP
8
16
64
相關PDF資料 |
PDF描述 |
|---|---|
| X25097MI-2.7 | 2-Phase Dual Synchronous PWM Controller with Oscillator Synchronization and Pre-Bias Startup; Similar to IR3621M with Lead-Free packaging. |
| X25097V-1.8 | 5MHz Low Power SPI Serial E 2 PROM with IDLock TM Memory |
| X25097PI-1.8 | XTAL MTL T/H HC49/U |
| X25097PI-2.7 | XTAL CER SMT 7X5 2PAD |
| X25097VI-1.8 | 5MHz Low Power SPI Serial E 2 PROM with IDLock TM Memory |
相關代理商/技術參數 |
參數描述 |
|---|---|
| X25097MI-2.7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SPI Serial EEPROM |
| X25097P | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:5MHz Low Power SPI Serial E2PROM with IDLockTM Memory |
| X25097P-1.8 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:5MHz Low Power SPI Serial E2PROM with IDLockTM Memory |
| X25097P-2.7 | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:5MHz Low Power SPI Serial E2PROM with IDLockTM Memory |
| X25097PG | 制造商:ICMIC 制造商全稱:IC MICROSYSTEMS 功能描述:5MHz Low Power SPI Serial E2PROM with IDLockTM Memory |
發布緊急采購，3分鐘左右您將得到回復。