欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): X98021L128-3.3-Z
廠商: INTERSIL CORP
元件分類: 消費(fèi)家電
英文描述: 210MHz Triple Video Digitizer with Digital PLL
中文描述: SPECIALTY CONSUMER CIRCUIT, PQFP128
封裝: 14 X 20 MM, ROHS COMPLIANT, MS-022, MQFP-128
文件頁(yè)數(shù): 1/29頁(yè)
文件大小: 294K
代理商: X98021L128-3.3-Z
1
FN8219.0
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2005. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
X98021
210MHz Triple Video Digitizer with
Digital PLL
The X98021 3-channel, 8-bit Analog Front End (AFE)
contains all the components necessary to digitize analog
RGB or YUV graphics signals from personal computers,
workstations and video set-top boxes. The fully differential
analog design provides high PSRR and dynamic
performance to meet the stringent requirements of the
graphics display industry. The AFE’s 210MSPS conversion
rate supports resolutions up to UXGA at 75Hz refresh rate,
while the front end's high input bandwidth ensures sharp
images at the highest resolutions.
To minimize noise, the X98021's analog section features 2
sets of pseudo-differential RGB inputs with programmable
input bandwidth, as well as internal DC restore clamping
(including mid-scale clamping for YUV signals). This is
followed by the programmable gain/offset stage and the
three 210MSPS Analog-to-Digital Converters (ADCs).
Automatic Black Level Compensation (ABLC
)
eliminates
part-to-part offset variation, ensuring perfect black level
performance in every application.
The X98021's digital PLL generates a pixel clock from the
analog source's HSYNC or SOG (Sync-On-Green) signals.
Pixel clock output frequencies range from 10MHz to 210MHz
with sampling clock jitter of 250ps peak to peak.
Features
210MSPS maximum conversion rate
Low PLL clock jitter (250ps p-p @ 210MSPS)
64 interpixel sampling positions
0.35V
p-p
to 1.4V
p-p
video input range
Programmable bandwidth (100MHz to 780MHz)
2 channel input multiplexer
RGB and YUV 4:2:2 output formats
5 embedded voltage regulators allow operation from
single 3.3V supply and enhance performance, isolation
Completely independent 8 bit gain/10 bit offset control
CSYNC and SOG support
Trilevel sync detection
1.1W typical P
D
@ 210MSPS
Pb-free plus anneal available (RoHS compliant)
Applications
LCD Monitors and Projectors
Digital TVs
Plasma Display Panels
RGB Graphics Processing
Scan Converters
Simplified Block Diagram
RGB/YPbPr
IN
1
PGA
8 bit ADC
Offset
DAC
ABLC
8 or 16
x3
SOG
IN
1/2
HSYNC
IN
1/2
VSYNC
IN
/2
Sync
Processing
Digital PLL
Voltage
Clamp
RGB/YPbPr
IN
2
3
3
RGB/YUV
OUT
PIXELCLK
OUT
HS
OUT
HSYNC
OUT
VSYNC
OUT
AFE Configuration and Control
+
Data Sheet
June 2, 2005
相關(guān)PDF資料
PDF描述
X98024 240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3 240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3-Z 240MHz Triple Video Digitizer with Digital PLL
XC145481 3 V PCM Codec-Filter
XC145481DW 3 V PCM Codec-Filter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
X98024 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
X98024_06 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:240MHz Triple Video Digitizer with Digital PLL
X98024L128-3.3-Z 功能描述:IC TRPL VID DIGITIZER 128MQFP RoHS:是 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:電平移位器 應(yīng)用:LCD 電視機(jī)/監(jiān)控器 安裝類型:表面貼裝 封裝/外殼:28-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:28-WQFN(4x4)裸露焊盤 包裝:帶卷 (TR) 其它名稱:296-32523-2TPS65198RUYT-ND
X98027 制造商:XICOR 制造商全稱:Xicor Inc. 功能描述:PRELIMINARY INFORMATION
主站蜘蛛池模板: 晴隆县| 石屏县| 嘉荫县| 和静县| 凤翔县| 建水县| 神农架林区| 崇州市| 宿迁市| 泸西县| 电白县| 蒙自县| 竹溪县| 云浮市| 彭阳县| 永顺县| 黑河市| 红河县| 安达市| 嘉义市| 永济市| 涿州市| 隆安县| 长顺县| 合水县| 广元市| 敦煌市| 嘉峪关市| 台南市| 静安区| 新河县| 五原县| 康定县| 呼图壁县| 双辽市| 衡阳市| 丽江市| 东辽县| 凌海市| 常德市| 宜黄县|