- 您現在的位置：買賣IC網 > PDF目錄19496 > XA2C64A-8VQG44Q (Xilinx Inc)IC CPLD 64MCELL 33 I/O 44-VQFP PDF資料下載
參數資料
| 型號： | XA2C64A-8VQG44Q |
| 廠商： | Xilinx Inc |
| 文件頁數： | 1/16頁 |
| 文件大小： | 0K |
| 描述： | IC CPLD 64MCELL 33 I/O 44-VQFP |
| 產品培訓模塊： | CoolRunner-II CPLD Starter Kit |
| 標準包裝： | 160 |
| 系列： | CoolRunner II |
| 可編程類型： | 系統內可編程 |
| 最大延遲時間 tpd(1)： | 6.7ns |
| 電壓電源 - 內部： | 1.7 V ~ 1.9 V |
| 邏輯元件/邏輯塊數目： | 4 |
| 宏單元數： | 64 |
| 門數： | 1500 |
| 輸入/輸出數： | 33 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-TQFP |
| 供應商設備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤 |
DS553 (v1.1) May 5, 2007
1
Product Specification
2006, 2007 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at http://www.xilinx.com/legal.htm.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
AEC-Q100 device qualification and full PPAP support
available in both I-grade and extended temperature
Q-grade
Guaranteed to meet full electrical specifications over
TA = -40° C to +105° C with TJ Maximum = +125° C
(Q-grade)
Optimized for 1.8V systems
Industry’s best 0.18 micron CMOS CPLD
-
Optimized architecture for effective logic synthesis
-
Multi-voltage I/O operation — 1.5V to 3.3V
Available in the following package options
-
44-pin VQFP with 33 user I/O
-
100-pin VQFP with 64 user I/O
-
Pb-free only for all packages
Advanced system features
-
Fastest in system programming
1.8V ISP using IEEE 1532 (JTAG) interface
-
IEEE1149.1 JTAG Boundary Scan Test
-
Optional Schmitt-trigger input (per pin)
-
Two separate I/O banks
-
RealDigital 100% CMOS product term
generation
-
Flexible clocking modes
Optional DualEDGE triggered registers
-
Global signal options with macrocell control
Multiple global clocks with phase selection per
macrocell
Multiple global output enables
Global set/reset
-
Efficient control term clocks, output enables and
set/resets for each macrocell and shared across
function blocks
-
Advanced design security
-
Optional bus-hold, 3-state or weak pullup on
selected I/O pins
-
Open-drain output option for Wired-OR and LED
drive
-
Optional configurable grounds on unused I/Os
-
Mixed I/O voltages compatible with 1.5V, 1.8V,
2.5V, and 3.3V logic levels
-
PLA architecture
Superior pinout retention
100% product term routability across function
block
-
Hot pluggable
Refer to the CoolRunner-II Automotive CPLD family data
sheet for architecture description.
WARNING: Programming temperature range of
TA = 0° C to +70° C.
Description
The CoolRunner-II Automotive 64-macrocell device is
designed for both high performance and low power applica-
tions. This lends power savings to high-end communication
equipment and high speed to battery operated devices. Due
to the low power stand-by and dynamic operation, overall
system reliability is improved
This device consists of four Function Blocks inter-con-
nected by a low power Advanced Interconnect Matrix (AIM).
The AIM feeds 40 true and complement inputs to each
Function Block. The Function Blocks consist of a 40 by 56
P-term PLA and 16 macrocells which contain numerous
configuration bits that allow for combinational or registered
modes of operation.
Additionally, these registers can be globally reset or preset
and configured as a D or T flip-flop or as a D latch. There
are also multiple clock signals, both global and local product
term types, configured on a per macrocell basis. Output pin
configurations include slew rate limit, bus hold, pull-up,
open drain and programmable grounds. A Schmitt trigger
input is available on a per input pin basis. In addition to stor-
ing macrocell output states, the macrocell registers may be
configured as "direct input" registers to store signals directly
from input pins.
Clocking is available on a global or Function Block basis.
Three global clocks are available for all Function Blocks as
a synchronous clock source. Macrocell registers can be
individually configured to power up to the zero or one state.
A global set/reset control line is also available to asynchro-
nously set or reset selected registers during operation.
Additional local clock, synchronous clock-enable, asynchro-
nous set/reset and output enable signals can be formed
using product terms on a per-macrocell or per-Function
Block basis.
A DualEDGE flip-flop feature is also available on a per mac-
rocell basis. This feature allows high performance synchro-
nous operation based on lower frequency clocking to help
reduce the total power consumption of the device.
The CoolRunner-II Automotive 64-macrocell CPLD is I/O
compatible with standard LVTTL and LVCMOS18,
LVCMOS25, and LVCMOS33 (see Table 1). This device is
0
XA2C64A CoolRunner-II
Automotive CPLD
DS553 (v1.1) May 5, 2007
00
Product Specification
R
相關PDF資料 |
PDF描述 |
|---|---|
| ACM28DTMD-S189 | CONN EDGECARD 56POS R/A .156 SLD |
| RCB120DHLN | CONN EDGECARD 240PS DIP .050 SLD |
| KCM55WR71E476MH01K | CAP CER 47UF 25V 20% X7R 2220 |
| TAJB475K010H | CAP TANT 4.7UF 10V 10% 1210 |
| ACM28DTMN-S189 | CONN EDGECARD 56POS R/A .156 SLD |
相關代理商/技術參數 |
參數描述 |
|---|---|
| X-A2N | 制造商:Leach International Corporation 功能描述:EM RLY DPDT 5A 28VDC 500OHM SCKT - Bulk |
| XA2S100E-6FT256Q | 功能描述:IC FPGA SPARTAN-IIE 256FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:Spartan®-IIE XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27） |
| XA2S100E-6TQ144I | 功能描述:IC FPGA SPARTAN-IIE 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:Spartan®-IIE XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27） |
| XA2S100E-6TQ144Q | 功能描述:IC FPGA SPARTAN-IIE 144TQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:Spartan®-IIE XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27） |
| XA2S150E-6FT256I | 功能描述:IC FPGA SPARTAN-IIE 256FPBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現場可編程門陣列） 系列:Spartan®-IIE XA 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA（27x27） |
發布緊急采購，3分鐘左右您將得到回復。