- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19886 > XC17256EVO8I (Xilinx Inc)IC SERIAL CFG PROM 256K 8-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | XC17256EVO8I |
| 廠商： | Xilinx Inc |
| 文件頁(yè)數(shù)： | 1/13頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC SERIAL CFG PROM 256K 8-SOIC |
| 產(chǎn)品變化通告： | XC1700 PROMs,XC5200,HQ,SCD Parts Discontinuation 19/Jul/2010 Product Discontinuation 28/Jul/2010 |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 可編程類型： | OTP |
| 存儲(chǔ)容量： | 256Kb |
| 電源電壓： | 4.5 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-TSOP |
| 包裝： | 管件 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)
DS027 (v3.5) June 25, 2008
Product Specification
1
Copyright 1998-2008 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and
other countries. All other trademarks are the property of their respective owners.
Features
One-time programmable (OTP) read-only memory
designed to store configuration bitstreams of Xilinx
FPGAs
Simple interface to the FPGA; requires only one user
I/O pin
Cascadable for storing longer or multiple bitstreams
Programmable reset polarity (active High or active
Low) for compatibility with different FPGA solutions
XC17128E/EL, XC17256E/EL, XC1701, and XC1700L
series support fast configuration
Low-power CMOS floating-gate process
XC1700E series are available in 5V and 3.3V versions
XC1700L series are available in 3.3V only
Available in compact plastic packages: 8-pin SOIC, 8-
pin VOIC, 8-pin PDIP, 20-pin SOIC, 20-pin PLCC, 44-
pin PLCC or 44-pin VQFP
Programming support by leading programmer
manufacturers
Design support using the Xilinx Alliance and
Foundation software packages
Guaranteed 20 year life data retention
Lead-free (Pb-free) packaging available
Description
The XC1700 family of configuration PROMs provides an
easy-to-use, cost-effective method for storing large Xilinx
FPGA configuration bitstreams. See Figure 1 for a
simplified block diagram.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after the rising clock edge, data appears on the PROM
DATA output pin that is connected to the FPGA DIN pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. After configured, it disables the
PROM. When the FPGA is in Slave Serial mode, the PROM
and the FPGA must both be clocked by an incoming signal.
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family.
For device programming, either the Xilinx Alliance or
Foundation software compiles the FPGA design file into a
standard Hex format, which is then transferred to most
commercial PROM programmers.
<
B
L
XC1700E, XC1700EL, and XC1700L
Series Configuration PROMs
DS027 (v3.5) June 25, 2008
8
Product Specification
R
X-Ref Target - Figure 1
Figure 1: Simplified Block Diagram (Does Not Show Programming Circuit)
EPROM
Cell
Matrix
Address Counter
CE
DATA
OE
Output
CLK
VCC
VPP
GND
DS027_01_021500
TC
OE
RESET/
OE/
RESET
or
CEO
Product Obsolete or Under Obsolescence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC4268CDKD-1#TRPBF | IC PD HIGH POWER W/CNTRL 32-DFN |
| EBC25DRXN | CONN EDGECARD 50POS DIP .100 SLD |
| V110C36H100BF2 | CONVERTER MOD DC/DC 36V 100W |
| V110C28H100BG2 | CONVERTER MOD DC/DC 28V 100W |
| RCB106DHNN-S621 | CONN EDGECARD 212PS .050 DIP SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XC17256L-PC20C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| XC17256L-PC20I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| XC17256LPD8C | 制造商:Xilinx 功能描述: |
| XC17256L-PD8C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
| XC17256L-PD8I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Configuration EPROM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。