欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC17V08SO20C
廠商: Xilinx, Inc.
英文描述: XC17V00 Series Configuration PROM
中文描述: XC17V00系列配置PROM
文件頁數: 1/12頁
文件大小: 114K
代理商: XC17V08SO20C
DS073 (v1.0) July 26, 2000
Advance Product Specification
1-800-255-7778
1
2000 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and disclaimers are as listed at
http://www.xilinx.com/legal.htm
.
All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.
Features
One-time programmable (OTP) read-only memory
designed to store configuration bitstreams of Xilinx
FPGA devices
Simple interface to the FPGA; configurable to use a
one user I/O pin
Cascadable for storing longer or multiple bitstreams
Programmable reset polarity (active High or active
Low) for compatibility with different FPGA solutions
Supports fast configuration
Low-power CMOS Floating Gate process
3.3V supply voltage
Available in compact plastic packages: VQ44, PC44,
PC20, VO8, and SO20
Programming support by leading programmer
manufacturers.
Design support using the Xilinx Alliance and
Foundation series software packages.
Dual configuration modes for the XC17V16 and
XC17V08
-
Serial slow/fast configuration (up to 33 MHz)
-
Parallel (up to 264 MHz)
Guaranteed 20 year life data retention
Description
Xilinx introduces the high-density XC17V00 family of config-
uration PROMs which provide an easy-to-use, cost-effec-
tive method for storing large Xilinx FPGA configuration
bitstreams. Initial devices in the 3.3V family are available in
16 Mb, 8 Mb, 4 Mb, 2 Mb, and 1 Mb densities.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after the rising clock edge, data appears on the PROM
DATA output pin that is connected to the FPGA DIN pin. The
FPGA generates the appropriate number of clock pulses to
complete the configuration. Once configured, it disables the
PROM. When the FPGA is in Slave Serial mode, the PROM
and the FPGA must both be clocked by an incoming signal.
When the FPGA is in SelectMAP mode, an external oscilla-
tor will generate the configuration clock that drives the
PROM and the FPGA. After the rising CCLK edge, data are
available on the PROMs DATA (D0-D7) pins. The data will
be clocked into the FPGA on the following rising edge of the
CCLK. SelectMAP does not utilize a Length Count, so a
free-running oscillator may be used. See
Figure 3
.
Multiple devices can be concatenated by using the CEO
output to drive the CE input of the following device. The
clock inputs and the DATA outputs of all PROMs in this
chain are interconnected. All devices are compatible and
can be cascaded with other members of the family.
For device programming, either the Xilinx Alliance or Foun-
dation series development system compiles the FPGA
design file into a standard Hex format, which is then trans-
ferred to most commercial PROM programmers.
0
XC17V00 Series Configuration
PROM
DS073 (v1.0) July 26, 2000
0
8
Advance Product Specification
R
相關PDF資料
PDF描述
XC17V08SO20I XC17V00 Series Configuration PROM
XC17V08V08C XC17V00 Series Configuration PROM
XC17V08V08I XC17V00 Series Configuration PROM
XC17V08VQ44C XC17V00 Series Configuration PROM
XC17V16PC20C XC17V00 Series Configuration PROM
相關代理商/技術參數
參數描述
XC17V08SO20I 制造商:XILINX 制造商全稱:XILINX 功能描述:XC17V00 Series Configuration PROM
XC17V08V08C 制造商:XILINX 制造商全稱:XILINX 功能描述:XC17V00 Series Configuration PROM
XC17V08V08I 制造商:XILINX 制造商全稱:XILINX 功能描述:XC17V00 Series Configuration PROM
XC17V08VQ44C 功能描述:IC PROM SER C-TEMP 3.3V 44-VQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-TSOP 包裝:管件
XC17V08VQ44I 功能描述:IC PROM SER I-TEMP 3.3V 44-VQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-TSOP 包裝:管件
主站蜘蛛池模板: 汕头市| 闻喜县| 内乡县| 上栗县| 青海省| 沙坪坝区| 永昌县| 西和县| 阿瓦提县| 绥阳县| 石城县| 蒙山县| 扎鲁特旗| 台中市| 龙海市| 泾源县| 浮山县| 大新县| 略阳县| 瑞昌市| 海宁市| 枣阳市| 西乌| 宽城| 苗栗市| 天气| 屯留县| 万荣县| 兴隆县| 台北县| 从化市| 高唐县| 莆田市| 阿城市| 大丰市| 维西| 雷波县| 新建县| 凉城县| 宁远县| 沁水县|