- 您現在的位置：買賣IC網 > PDF目錄19898 > XC18V02VQ44C (Xilinx Inc)IC PROM SRL FOR 2M GATE 44-VQFP PDF資料下載
參數資料
| 型號： | XC18V02VQ44C |
| 廠商： | Xilinx Inc |
| 文件頁數： | 1/24頁 |
| 文件大小： | 0K |
| 描述： | IC PROM SRL FOR 2M GATE 44-VQFP |
| 標準包裝： | 160 |
| 可編程類型： | 系統內可編程 |
| 存儲容量： | 2Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 44-TQFP |
| 供應商設備封裝： | 44-VQFP（10x10） |
| 包裝： | 托盤 |
| 其它名稱： | 122-1279 XC18V02VQ44C-ND |
DS026 (v5.2) January 11, 2008
Product Specification
1
1999–2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other
trademarks are the property of their respective owners.
Features
In-System Programmable 3.3V PROMs for
Configuration of Xilinx FPGAs
Endurance of 20,000 Program/Erase Cycles
Program/Erase Over Full Industrial Voltage and
Temperature Range (–40
°C to +85°C)
IEEE Std 1149.1 Boundary-Scan (JTAG) Support
JTAG Command Initiation of Standard FPGA
Configuration
Simple Interface to the FPGA
Cascadable for Storing Longer or Multiple Bitstreams
Low-Power Advanced CMOS FLASH Process
Dual Configuration Modes
Serial Slow/Fast Configuration (up to 33 MHz)
Parallel (up to 264 Mb/s at 33 MHz)
5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals
3.3V or 2.5V Output Capability
Design Support Using the Xilinx ISE Foundation
Software Packages
Available in PC20, SO20, PC44, and VQ44 Packages
Lead-Free (Pb-Free) Packaging
Description
Xilinx introduces the XC18V00 series of in-system
programmable configuration PROMs (Figure 1). Devices in
this 3.3V family include a 4-megabit, a 2-megabit, a
1-megabit, and a 512-kilobit PROM that provide an easy-to-
use, cost-effective method for reprogramming and storing
Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after CE and OE are enabled, data is available on the
PROM DATA (D0) pin that is connected to the FPGA DIN
pin. New data is available a short access time after each
rising clock edge. The FPGA generates the appropriate
number of clock pulses to complete the configuration. When
the FPGA is in Slave Serial mode, the PROM and the FPGA
are clocked by an external clock.
When the FPGA is in Master SelectMAP mode, the FPGA
generates a configuration clock that drives the PROM. When
the FPGA is in Slave Parallel or Slave SelectMAP mode, an
external oscillator generates the configuration clock that
drives the PROM and the FPGA. After CE and OE are
enabled, data is available on the PROM’s DATA (D0-D7)
pins. New data is available a short access time after each
rising clock edge. The data is clocked into the FPGA on the
following rising edge of the CCLK. A free-running oscillator
can be used in the Slave Parallel or Slave SelecMAP modes.
Multiple devices can be cascaded by using the CEO output
to drive the CE input of the following device. The clock
inputs and the DATA outputs of all PROMs in this chain are
interconnected. All devices are compatible and can be
cascaded with other members of the family or with the
XC17V00 one-time programmable serial PROM family.
24
XC18V00 Series In-System-Programmable
Configuration PROMs
DS026 (v5.2) January 11, 2008
0
Product Specification
R
X-Ref Target - Figure 1
Figure 1: XC18V00 Series Block Diagram
Control
and
JTAG
Interface
Memory
Serial
or
Parallel
Interface
D0 DATA
Serial or Parallel Mode
D[1:7]
Parallel Interface
Data
Address
CLK
CE
TCK
TMS
TDI
TDO
OE/RESET
CEO
Data
DS026_01_040204
7
CF
相關PDF資料 |
PDF描述 |
|---|---|
| T86E686K020EBAL | CAP TANT 68UF 20V 10% 2917 |
| RO-0505S/P | CONV DC/DC 1W 05VIN 05VOUT |
| XC18V01SO20C | IC PROM SERIAL CONFIG 1M 20-SOIC |
| RPR40-11024S-1B | CONV DC/DC 40W 40-160VIN 24VOUT |
| AT17LV128-10SC | IC SRL CONFIG EEPROM 128K 20SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XC18V02-VQ44C | 制造商:Xilinx 功能描述:Serial EEPROM, 44 Pin, Plastic, TQFP |
| XC18V02VQ44C0936 | 制造商:Xilinx 功能描述:XLXXC18V02VQ44C0936 IC SYSTEM GATE |
| XC18V02VQ44I | 功能描述:IC PROM SER I-TEMP 3.3V 44-VQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-TSOP 包裝:管件 |
| XC18V02VQG44C | 功能描述:IC PROM REPROGR 2MB 44-VQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 - 用于 FPGA 的配置 Proms 系列:- 產品變化通告:Product Discontinuation 28/Jul/2010 標準包裝:98 系列:- 可編程類型:OTP 存儲容量:300kb 電源電壓:3 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設備封裝:8-TSOP 包裝:管件 |
| XC18V02VQG44C0262 | 制造商:Xilinx 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。