欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC18V512VQG44C
廠商: Xilinx Inc
文件頁數: 1/24頁
文件大?。?/td> 0K
描述: IC PROM REPROGR 512KB 44-VQFP
標準包裝: 160
可編程類型: 系統內可編程
存儲容量: 512kb
電源電壓: 3 V ~ 3.6 V
工作溫度: 0°C ~ 70°C
封裝/外殼: 44-TQFP
供應商設備封裝: 44-VQFP(10x10)
包裝: 托盤
DS026 (v5.2) January 11, 2008
Product Specification
1
1999–2008 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other
trademarks are the property of their respective owners.
Features
In-System Programmable 3.3V PROMs for
Configuration of Xilinx FPGAs
Endurance of 20,000 Program/Erase Cycles
Program/Erase Over Full Industrial Voltage and
Temperature Range (–40
°C to +85°C)
IEEE Std 1149.1 Boundary-Scan (JTAG) Support
JTAG Command Initiation of Standard FPGA
Configuration
Simple Interface to the FPGA
Cascadable for Storing Longer or Multiple Bitstreams
Low-Power Advanced CMOS FLASH Process
Dual Configuration Modes
Serial Slow/Fast Configuration (up to 33 MHz)
Parallel (up to 264 Mb/s at 33 MHz)
5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals
3.3V or 2.5V Output Capability
Design Support Using the Xilinx ISE Foundation
Software Packages
Available in PC20, SO20, PC44, and VQ44 Packages
Lead-Free (Pb-Free) Packaging
Description
Xilinx introduces the XC18V00 series of in-system
programmable configuration PROMs (Figure 1). Devices in
this 3.3V family include a 4-megabit, a 2-megabit, a
1-megabit, and a 512-kilobit PROM that provide an easy-to-
use, cost-effective method for reprogramming and storing
Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a
configuration clock that drives the PROM. A short access
time after CE and OE are enabled, data is available on the
PROM DATA (D0) pin that is connected to the FPGA DIN
pin. New data is available a short access time after each
rising clock edge. The FPGA generates the appropriate
number of clock pulses to complete the configuration. When
the FPGA is in Slave Serial mode, the PROM and the FPGA
are clocked by an external clock.
When the FPGA is in Master SelectMAP mode, the FPGA
generates a configuration clock that drives the PROM. When
the FPGA is in Slave Parallel or Slave SelectMAP mode, an
external oscillator generates the configuration clock that
drives the PROM and the FPGA. After CE and OE are
enabled, data is available on the PROM’s DATA (D0-D7)
pins. New data is available a short access time after each
rising clock edge. The data is clocked into the FPGA on the
following rising edge of the CCLK. A free-running oscillator
can be used in the Slave Parallel or Slave SelecMAP modes.
Multiple devices can be cascaded by using the CEO output
to drive the CE input of the following device. The clock
inputs and the DATA outputs of all PROMs in this chain are
interconnected. All devices are compatible and can be
cascaded with other members of the family or with the
XC17V00 one-time programmable serial PROM family.
24
XC18V00 Series In-System-Programmable
Configuration PROMs
DS026 (v5.2) January 11, 2008
0
Product Specification
R
X-Ref Target - Figure 1
Figure 1: XC18V00 Series Block Diagram
Control
and
JTAG
Interface
Memory
Serial
or
Parallel
Interface
D0 DATA
Serial or Parallel Mode
D[1:7]
Parallel Interface
Data
Address
CLK
CE
TCK
TMS
TDI
TDO
OE/RESET
CEO
Data
DS026_01_040204
7
CF
相關PDF資料
PDF描述
T86E227K010EBAL CAP TANT 220UF 10V 10% 2917
1235L4X2 BATTERY PK S-HD 12.0V C SZ ZINC
1235L4 BATTERY PK S-HD 6.0V C SIZE ZINC
LTC4252-1IMS8#TRPBF IC CNTRLR HOTSWAP NEGVOLT 8-MSOP
GRM188R61A334KA61D CAP CER 0.33UF 10V 10% X5R 0603
相關代理商/技術參數
參數描述
XC1900A-03 制造商:ANAREN 制造商全稱:Anaren Microwave 功能描述:Hybrid Coupler 3 dB, 90∑
XC1900A-03 SR 制造商:Anaren Inc 功能描述:RF HYBRID COUPLER
XC1900A-03P 制造商:ANAREN 制造商全稱:Anaren Microwave 功能描述:20 dB Directional Coupler
XC1900A-03S 功能描述:信號調節 1400-2000MHz IL:.08dB VSWR:1.12 RoHS:否 制造商:EPCOS 產品:Duplexers 頻率:782 MHz, 751 MHz 頻率范圍: 電壓額定值: 帶寬: 阻抗:50 Ohms 端接類型:SMD/SMT 封裝 / 箱體:2.5 mm x 2 mm 工作溫度范圍:- 30 C to + 85 C 封裝:Reel
XC1900A-03S-CT 制造商:Anaren Microwave 功能描述:RF HYBRID COUPLER
主站蜘蛛池模板: 滨海县| 肃宁县| 阜康市| 苍溪县| 桃园县| 西城区| 永年县| 赤水市| 临沂市| 于田县| 廉江市| 新竹县| 博罗县| 喀喇| 惠安县| 富民县| 普陀区| 赣榆县| 淅川县| 阆中市| 大足县| 修文县| 文昌市| 交口县| 芮城县| 磐石市| 青田县| 肥西县| 龙胜| 巧家县| 个旧市| 鄢陵县| 芜湖县| 青铜峡市| 镇原县| 平舆县| 锦州市| 拉孜县| 赣州市| 若羌县| 乌兰察布市|