欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC2S50-5FGG256C
廠商: Xilinx Inc
文件頁數: 17/99頁
文件大小: 0K
描述: IC SPARTAN-II FPGA 50K 256-FBGA
標準包裝: 90
系列: Spartan®-II
LAB/CLB數: 384
邏輯元件/單元數: 1728
RAM 位總計: 32768
輸入/輸出數: 176
門數: 50000
電源電壓: 2.375 V ~ 2.625 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 256-BGA
供應商設備封裝: 256-FBGA(17x17)
產品目錄頁面: 599 (CN2011-ZH PDF)
其它名稱: 122-1319
Spartan-II FPGA Family: Functional Description
DS001-2 (v2.8) June 13, 2008
Module 2 of 4
Product Specification
24
R
Multiple Spartan-II FPGAs can be configured using the
Slave Parallel mode, and be made to start-up
simultaneously. To configure multiple devices in this way,
wire the individual CCLK, Data, WRITE, and BUSY pins of
all the devices in parallel. The individual devices are loaded
separately by asserting the CS pin of each device in turn
and writing the appropriate data. Sync-to-DONE start-up
timing is used to ensure that the start-up sequence does not
begin until all the FPGAs have been loaded. See "Start-up,"
Write
When using the Slave Parallel Mode, write operations send
packets of byte-wide configuration data into the FPGA.
Figure 19, page 25 shows a flowchart of the write sequence
used to load data into the Spartan-II FPGA. This is an
expansion of the "Load Configuration Data Frames" block in
Figure 11, page 18. The timing for write operations is shown
For the present example, the user holds WRITE and CS
Low throughout the sequence of write operations. Note that
when CS is asserted on successive CCLKs, WRITE must
remain either asserted or de-asserted. Otherwise an abort
will be initiated, as in the next section.
1.
Drive data onto D0-D7. Note that to avoid contention,
the data source should not be enabled while CS is Low
and WRITE is High. Similarly, while WRITE is High, no
more than one device’s CS should be asserted.
2.
On the rising edge of CCLK: If BUSY is Low, the data is
accepted on this clock. If BUSY is High (from a previous
write), the data is not accepted. Acceptance will instead
occur on the first clock after BUSY goes Low, and the
data must be held until this happens.
3.
Repeat steps 1 and 2 until all the data has been sent.
4.
De-assert CS and WRITE.
Figure 18: Slave Parallel Configuration Circuit Diagram
M1 M2
M0
D0:D7
CCLK
WRITE
BUSY
CS
PROGRAM
DONEINIT
CCLK
DATA[7:0]
WRITE
BUSY
CS(0)
330
Ω
Spartan-II
FPGA
DONE
INIT
PROGRAM
M1 M2
M0
D0:D7
CCLK
WRITE
BUSY
CS
PROGRAM
DONEINIT
CS(1)
Spartan-II
FPGA
DS001_18_060608
GND
相關PDF資料
PDF描述
TACR476K002R CAP TANT 47UF 2V 10% 0805
RMA40DRMI-S288 CONN EDGECARD 80POS .125 EXTEND
XC6SLX9-2TQG144C IC FPGA SPARTAN-6 9K 144TQFP
XC3S200-4TQG144C IC SPARTAN-3 FPGA 200K 144-TQFP
TACR475M020RTA CAP TANT 4.7UF 20V 20% 0805
相關代理商/技術參數
參數描述
XC2S50-5FGG256I 制造商:Xilinx 功能描述:FPGA SPARTAN-II 50K GATES 1728 CELLS 263MHZ 2.5V 256FBGA - Trays
XC2S50-5FGG456C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S50-5FGG456I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan-II FPGA Family
XC2S50-5PQ208C 功能描述:IC FPGA 2.5V 384 CLB'S 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Spartan®-II 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
XC2S50-5PQ208I 功能描述:IC FPGA 2.5V I-TEMP 208-PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現場可編程門陣列) 系列:Spartan®-II 標準包裝:40 系列:Spartan® 6 LX LAB/CLB數:3411 邏輯元件/單元數:43661 RAM 位總計:2138112 輸入/輸出數:358 門數:- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:676-BGA 供應商設備封裝:676-FBGA(27x27)
主站蜘蛛池模板: 阆中市| 白河县| 内江市| 长武县| 夹江县| 庄河市| 永修县| 正蓝旗| 习水县| 明光市| 惠安县| 乌审旗| 宜城市| 波密县| 若羌县| 柳州市| 黑龙江省| 大田县| 平定县| 黄平县| 开平市| 大荔县| 睢宁县| 临邑县| 石首市| 稻城县| 巫溪县| 石泉县| 格尔木市| 济阳县| 桓台县| 奉化市| 石家庄市| 鲁甸县| 沧州市| 泸水县| 葫芦岛市| 麦盖提县| 连城县| 大关县| 佛山市|