欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: XC5206-3TQ176I
英文描述: Field Programmable Gate Array (FPGA)
中文描述: 現場可編程門陣列(FPGA)
文件頁數: 1/73頁
文件大小: 598K
代理商: XC5206-3TQ176I
November 5, 1998 (Version 5.2)
7-83
7
Features
Low-cost, register/latch rich, SRAM based
reprogrammable architecture
-
0.5
μ
m three-layer metal CMOS process technology
-
256 to 1936 logic cells (3,000 to 23,000 “gates”)
-
Price competitive with Gate Arrays
System Level Features
-
System performance beyond 50 MHz
-
6 levels of interconnect hierarchy
-
VersaRing
I/O Interface for pin-locking
-
Dedicated carry logic for high-speed arithmetic
functions
-
Cascade chain for wide input functions
-
Built-in IEEE 1149.1 JTAG boundary scan test
circuitry on all I/O pins
-
Internal 3-state bussing capability
-
Four dedicated low-skew clock or signal distribution
nets
Versatile I/O and Packaging
-
Innovative VersaRing
I/O interface provides a high
logic cell to I/O ratio, with up to 244 I/O signals
-
Programmable output slew-rate control maximizes
performance and reduces noise
-
Zero Flip-Flop hold time for input registers simplifies
system timing
-
Independent Output Enables for external bussing
-
Footprint compatibility in common packages within
the XC5200 Series and with the XC4000 Series
Over 150 device/package combinations, including
advanced BGA, TQ, and VQ packaging available
Fully Supported by Xilinx Development System
-
Automatic place and route software
-
Wide selection of PC and Workstation platforms
-
Over 100 3rd-party Alliance interfaces
-
Supported by shrink-wrap Foundation software
-
Description
The XC5200 Field-Programmable Gate Array Family is
engineered to deliver low cost. Building on experiences
gained with three previous successful SRAM FPGA fami-
lies, the XC5200 family brings a robust feature set to pro-
grammable logic design. The VersaBlock
logic module,
the VersaRing I/O interface, and a rich hierarchy of inter-
connect resources combine to enhance design flexibility
and reduce time-to-market. Complete support for the
XC5200 family is delivered through the familiar Xilinx soft-
ware environment. The XC5200 family is fully supported on
popular workstation and PC platforms. Popular design
entry methods are fully supported, including ABEL, sche-
matic capture, VHDL, and Verilog HDL synthesis. Design-
ers utilizing logic synthesis can use their existing tools to
design with the XC5200 devices.
.
0
XC5200 Series
Field Programmable Gate Arrays
November 5, 1998 (Version 5.2)
0
7*
Product Specification
R
Table 1: XC5200 Field-Programmable Gate Array Family Members
Device
XC5202
XC5204
XC5206
XC5210
XC5215
Logic Cells
256
480
784
1,296
1,936
Max Logic Gates
3,000
6,000
10,000
16,000
23,000
Typical Gate Range
2,000 - 3,000
4,000 - 6,000
6,000 - 10,000
10,000 - 16,000 15,000 - 23,000
VersaBlock Array
8 x 8
10 x 12
14 x 14
18 x 18
22 x 22
CLBs
64
120
196
324
484
Flip-Flops
256
480
784
1,296
1,936
I/Os
84
124
148
196
244
TBUFs per Longline
10
14
16
20
24
相關PDF資料
PDF描述
XC5202-5PC84I Field Programmable Gate Array (FPGA)
XC5202-5VQ100I Field Programmable Gate Array (FPGA)
XC5202-5VQ64I Field Programmable Gate Array (FPGA)
XC5202-6PC84I Field Programmable Gate Array (FPGA)
XC5202-6PQ100I Field Programmable Gate Array (FPGA)
相關代理商/技術參數
參數描述
XC5206-3VQ100C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5206-3VQ100I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC5206-3VQ64C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5206-4BG225C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
XC5206-4BG352C 制造商:XILINX 制造商全稱:XILINX 功能描述:Field Programmable Gate Arrays
主站蜘蛛池模板: 丹巴县| 达尔| 迁西县| 鹤峰县| 来凤县| 博湖县| 江西省| 临洮县| 河东区| 逊克县| 洪泽县| 阿拉善右旗| 梓潼县| 方山县| 遵化市| 武宁县| 晋中市| 黎城县| 保德县| 隆德县| 察隅县| 焦作市| 聂荣县| 新田县| 卓资县| 泸定县| 宁武县| 焦作市| 荔波县| 绥中县| 平邑县| 兴山县| 闵行区| 云安县| 桃园市| 盐源县| 通榆县| 兴山县| 安顺市| 雷山县| 万宁市|