- 您現在的位置：買賣IC網 > PDF目錄21018 > XC6VHX380T-2FF1923CES9945 (Xilinx Inc)IC VIRTEX 6 380K 1924FCBGA PDF資料下載
參數資料
| 型號： | XC6VHX380T-2FF1923CES9945 |
| 廠商： | Xilinx Inc |
| 文件頁數： | 6/11頁 |
| 文件大小： | 0K |
| 描述： | IC VIRTEX 6 380K 1924FCBGA |
| 產品培訓模塊： | Virtex-6 FPGA Overview |
| 產品變化通告： | Virtex-6 FIFO Input Logic Reset 18/Apr/2011 |
| 標準包裝： | 1 |
| 系列： | Virtex® 6 HXT |
| LAB/CLB數： | 29880 |
| 邏輯元件/單元數： | 382464 |
| RAM 位總計： | 28311552 |
| 輸入/輸出數： | 720 |
| 電源電壓： | 0.95 V ~ 1.05 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 1924-BBGA，FCBGA |
| 供應商設備封裝： | 1924-FCBGA |
| 其它名稱： | XC6VHX380T-2FF1923C559945 XC6VHX380T-2FF1923C559945-ND XC6VHX380T-2FF1923CES9972-ND |
Virtex-6 Family Overview
DS150 (v2.4) January 19, 2012
Product Specification
4
Configuration
Virtex-6 FPGAs store their customized configuration in SRAM-type internal latches. The number of configuration bits is
between 26 Mb and 177 Mb, depending on device size but independent of the specific user-design implementation, unless
compression mode is used. The configuration storage is volatile and must be reloaded whenever the FPGA is powered up.
This storage can also be reloaded at any time by pulling the PROGRAM_B pin Low. Several methods and data formats for
loading configuration are available, determined by the three mode pins.
Bit-serial configurations can be either master serial mode where the FPGA generates the configuration clock (CCLK) signal,
or slave serial mode where the external configuration data source also clocks the FPGA. For byte- and word-wide
configurations, master SelectMAP mode generates the CCLK signal while slave SelectMAP mode receives the CCLK signal
for the 8-, 16-, or 32-bit-wide transfer. Alternatively, serial-peripheral interface (SPI) and byte-peripheral interface (BPI)
modes are used with industry-standard flash memories and are clocked by the CCLK output of the FPGA. JTAG mode uses
boundary-scan protocols to load bit-serial configuration data.
The bitstream configuration information is generated by the ISE software using a program called BitGen. The configuration
process typically executes the following sequence:
Detects power-up (power-on reset) or PROGRAM_B when Low.
Clears the whole configuration memory.
Samples the mode pins to determine the configuration mode: master or slave, bit-serial or parallel, or bus width.
Loads the configuration data starting with the bus-width detection pattern followed by a synchronization word, checks
for the proper device code, and ends with a cyclic redundancy check (CRC) of the complete bitstream.
Start-up executes a user-defined sequence of events: releasing the internal reset (or preset) of flip-flops, optionally
waiting for the phase-locked loops (PLLs) to lock and/or the DCI to match, activating the output drivers, and transitions
the DONE pin High.
Dynamic Reconfiguration Port
The dynamic reconfiguration port (DRP) gives the system designer easy access to configuration bits and status registers for
three block types: 32 locations for each clock tile, 128 locations for the System Monitor, and 128 locations for each serial
GTX or GTH transceiver.
The DRP behaves like memory-mapped registers, and can access and modify block-specific configuration bits as well as
status and control registers.
Encryption, Readback, and Partial Reconfiguration
As a special option, the bitstream can be AES-encrypted to prevent unauthorized copying of the design. The Virtex-6 FPGA
performs the decryption using the internally stored 256-bit key that can use battery backup or alternative non-volatile
storage.
Most configuration data can be read back without affecting the system’s operation. Typically, configuration is an all-or-
nothing operation, but the Virtex-6 FPGA also supports partial reconfiguration. When applicable in certain designs, partial
reconfiguration can greatly improve the versatility of the FPGA. It is even possible to reconfigure a portion of the FPGA while
the rest of the logic remains active i.e., active partial reconfiguration.
CLBs, Slices, and LUTs
The look-up tables (LUTs) in Virtex-6 FPGAs can be configured as either one 6-input LUT (64-bit ROMs) with one output, or
as two 5-input LUTs (32-bit ROMs) with separate outputs but common addresses or logic inputs. Each LUT output can
optionally be registered in a flip-flop. Four such LUTs and their eight flip-flops as well as multiplexers and arithmetic carry
logic form a slice, and two slices form a configurable logic block (CLB). Four flip-flops per slice (one per LUT) can optionally
be configured as latches. In that case, the remaining four flip-flops in that slice must remain unused.
Between 25–50% of all slices can also use their LUTs as distributed 64-bit RAM or as 32-bit shift registers (SRL32) or as two
SRL16s. Modern synthesis tools take advantage of these highly efficient logic, arithmetic, and memory features. Expert
designers can also instantiate them.
相關PDF資料 |
PDF描述 |
|---|---|
| P51-1500-S-O-M12-4.5OVP-000-000 | SENS 1500PSI 7/16-20 UNF 2B 4.5V |
| P51-1000-A-I-D-4.5OVP-000-000 | SENSOR 1000PSI 7/16-20UNF 4.5V |
| P51-15-G-Y-I36-5V-000-000 | SENSOR 15PSI 7/16-20-2B 1-5V |
| P51-200-A-O-D-4.5V-000-000 | SENSOR 200PSI 7/16-20UNF 2B 4.5V |
| P51-500-A-AF-I12-20MA-000-000 | SENSOR 500PSI 9/16-18 UNF 4-20MA |
相關代理商/技術參數 |
參數描述 |
|---|---|
| XC6VHX380T-2FF1923E | 制造商:Xilinx 功能描述:VIRTEX6HXT - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 380K 1923BGA |
| XC6VHX380T-2FF1923I | 制造商:Xilinx 功能描述:VIRTEX6HXT - Trays 制造商:Xilinx 功能描述:IC FPGA 720 I/O 1923FCBGA |
| XC6VHX380T-2FF1924C | 制造商:Xilinx 功能描述:FPGA VIRTEX-6 HXT FAMILY 382464 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA 640 I/O 1924FCBGA |
| XC6VHX380T-2FF1924E | 制造商:Xilinx 功能描述:VIRTEX6HXT - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 380K 1924BGA |
| XC6VHX380T-2FF1924I | 制造商:Xilinx 功能描述:FPGA VIRTEX-6 HXT FAMILY 382464 CELLS 40NM (CMOS) TECHNOLOGY - Trays 制造商:Xilinx 功能描述:IC FPGA VIRTEX 6 380K 1924BGA 制造商:Xilinx 功能描述:IC FPGA 640 I/O 1924FCBGA |
發布緊急采購，3分鐘左右您將得到回復。