- 您現在的位置：買賣IC網 > PDF目錄382743 > Z84C9008VSC PDF資料下載
參數資料
| 型號： | Z84C9008VSC |
| 文件頁數： | 11/31頁 |
| 文件大小： | 491K |
| 代理商： | Z84C9008VSC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
-.#/#
-7,
4
Port B does not support Mode 2 operation and can only be used in
Mode 3 when Port A is programmed for Mode 2. BRDY is not
associated with Port B when it is operating in Mode 3.
ASTB, BSTB.
Port Strobe (inputs, Active Low). These signals indicate that the peripheral
device has performed a transfer. In Mode 0, the signal indicates that the peripheral device
has accepted the data present on the port pins. In Mode 1, the signal causes the data on the
port pins to be latched onto Port A. In Mode 2, ASTB Low causes the data in the output
data latch of Port A to be placed onto the Port A pins. BSTB Low causes the data present
on the Port A pins to be latched into the Port A input data latch. The end of the current
transaction is noted by the rising edge of these signals.
Port B does not support Mode 2 operation, and can only be used in
Mode 3 when Port A is programmed for Mode 2. BSTB is not
associated with Port B when it is operating in Mode 3.
CLK/TRG0
–
CLK/TRG3.
External Clock/Timer Trigger (inputs, user-selectable Active
High or Low). These four pins correspond to the four counter/timer channels of the KIO.
In Counter mode, each active edge causes the downcounter to decrement. In Timer mode,
an active edge starts the timer.
CLKOUT.
Clock Out (output). This output is a divide-by-two of the oscillator (XTAL)
input.
CLOCK.
System Clock (input). This clock must be the same as (or a derivative of) the
CPU clock. If the CLKOUT is to be used as the system clock, then these two pins must be
connected together.
CS.
Chip Select (input, Active Low). Used to activate the internal register decoding mech-
anism and allow the KIO to perform a data transfer to/from the CPU.
CTSA, CTSB.
Clear to Send (inputs, Active Low). These signals are modem control sig-
nals for the serial channels. When programmed for Auto Enable, a Low on these pins
enables their respective transmitters. If not programmed as Auto Enable, these pins may
be used as general-purpose input signals.
D
0
–
D
7
. Data Bus (bidirectional, Active High, 3-stated). Used for data exchanges between
the CPU and the KIO for programming and data transfer. The KIO also monitors the data
bus for RETI instructions to maintain its Interrupt Under Service (IUS) status.
DCDA
,
DCDB
. Data Carrier Detect (inputs, Active Low). These signals are modem con-
trol signals for the serial channels. When programmed for Auto Enable, a Low on these
pins enables their respective receivers. If not programmed as Auto Enable, these pins may
be used as general-purpose input signals.
DTRA
,
DTRB
. Data Terminal Ready (outputs, Active Low). These signals are modem
control signals for the serial channels. They follow the state programmed into their respec-
tive serial channels, and are multiplexed with Port C, bits 5 and 2, respectively.
%5
%5
相關PDF資料 |
PDF描述 |
|---|---|
| Z84C90-12VSC | I/O Port |
| Z85130-16VSC | Communications Controller |
| Z8538AB1 | Peripheral IC |
| Z8538AB6 | Peripheral IC |
| Z8538AD1 | Peripheral IC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Z84C90-08VSC | 制造商:Zilog Inc 功能描述:IC CTC/SIO/PIO 8MHZ 84C90 PLCC84 |
| Z84C9008VSC00TR | 功能描述:IC Z80 MPU KIO 84PLCC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:Z80 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| Z84C9008VSG | 功能描述:輸入/輸出控制器接口集成電路 8MHz Z80 KIO RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| Z84C9008VSGTR | 制造商:Zilog Inc 功能描述: |
| Z84C9010ASC | 功能描述:輸入/輸出控制器接口集成電路 10 MHZ Z80 KIO RoHS:否 制造商:Silicon Labs 產品: 輸入/輸出端數量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。