欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AD000110BGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 125 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552AD000110BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552AD000249BGR VCXO, CLOCK, 173.37075 MHz, LVPECL OUTPUT
550AC644M531BGR VCXO, CLOCK, 644.531 MHz, LVPECL OUTPUT
554QF000261BGR VCXO, CLOCK, 172.6423 MHz, CMOS/TTL OUTPUT
550AE625M000BG VCXO, CLOCK, 625 MHz, LVPECL OUTPUT
550AF27M0000BG VCXO, CLOCK, 27 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
552AD000112DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ VCXO LVPECL 6PIN - Trays
552AD000112DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/644.53125MHZ VCXO LVPECL 6PIN - Tape and Reel
552AD000116DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ VCXO LVPECL 6PIN - Trays
552AD000116DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/669.32658MHZ VCXO LVPECL 6PIN - Tape and Reel
552AD000123DG 制造商:Silicon Laboratories Inc 功能描述:
主站蜘蛛池模板: 邓州市| 兰西县| 沽源县| 抚州市| 峨边| 印江| 乐都县| 巴林左旗| 南皮县| 白山市| 潞城市| 安康市| 水富县| 丰城市| 容城县| 六盘水市| 闽侯县| 简阳市| 临汾市| 新郑市| 北京市| 永康市| 普格县| 台南市| 凤阳县| 平舆县| 西昌市| 望谟县| 嘉义市| 若羌县| 化隆| 竹北市| 甘肃省| 剑川县| 白朗县| 桂东县| 雷州市| 佳木斯市| 张家港市| 景东| 洞口县|