欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552AD000123BGR
廠商: SILICON LABORATORIES
元件分類: XO, clock
英文描述: VCXO, CLOCK, 166.62857 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大?。?/td> 3734K
代理商: 552AD000123BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552CC000222BGR VCXO, CLOCK, 112.775 MHz, CMOS OUTPUT
550CC25M0000BGR VCXO, CLOCK, 25 MHz, CMOS OUTPUT
550AA148M500BG VCXO, CLOCK, 148.5 MHz, LVPECL OUTPUT
550AB1000M00BG VCXO, CLOCK, 1000 MHz, LVPECL OUTPUT
554CF000130BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
相關代理商/技術參數
參數描述
552AD000123DG 制造商:Silicon Laboratories Inc 功能描述:
552AD000123DGR 制造商:Silicon Laboratories Inc 功能描述:
552AD000126DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
552AD000126DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552AD000191DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 622.08MHZ/672.16271MHZ VCXO LVPECL 6PIN - Trays
主站蜘蛛池模板: 依兰县| 平泉县| 三台县| 平江县| 丰顺县| 绍兴县| 天门市| 淅川县| 梁平县| 定陶县| 乌审旗| 白河县| 灵璧县| 离岛区| 乐平市| 石景山区| 雷州市| 右玉县| 革吉县| 吉林省| 龙岩市| 九龙坡区| 呼伦贝尔市| 辽源市| 万荣县| 迁安市| 金坛市| 临安市| 鹰潭市| 建昌县| 安徽省| 绥化市| 大安市| 根河市| 自贡市| 无棣县| 华阴市| 西平县| 贡山| 钟祥市| 班玛县|