欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552BC000150BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 148.5 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552BC000150BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552AC000109BG VCXO, CLOCK, 74.25 MHz, LVPECL OUTPUT
552BC000174BGR VCXO, CLOCK, 49.152 MHz, LVDS OUTPUT
552AE000206BGR VCXO, CLOCK, 307.2 MHz, LVPECL OUTPUT
552BD000232BGR VCXO, CLOCK, 146.286 MHz, LVDS OUTPUT
552CD000109BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
相關代理商/技術參數
參數描述
552BC000206DG 功能描述:VCXO振蕩器 DUAL VCXO 6 PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552BC000346DG 功能描述:VCXO振蕩器 DUAL VCXO 6PIN 7mm x 5mm RoHS:否 制造商:Fox 封裝 / 箱體:5 mm x 3.2 mm 頻率:19.2 Mhz 頻率穩定性:2.5 PPM 輸出格式: 封裝:Reel 電源電壓:3 V 端接類型:SMD/SMT 尺寸:3.2 mm W x 5 mm L x 1.5 mm H 最小工作溫度:- 20 C 最大工作溫度:+ 75 C
552BC000353DG 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 33.8688MHZ/36.864MHZ VCXO LVDS 6-PIN S - Trays
552BC000353DGR 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 33.8688MHZ/36.864MHZ VCXO LVDS 6-PIN S - Tape and Reel
552BC622M080BG 制造商:SILABS 制造商全稱:SILABS 功能描述:DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
主站蜘蛛池模板: 桐庐县| 延长县| 洛川县| 新安县| 乌兰县| 固镇县| 巩留县| 霍州市| 红桥区| 揭阳市| 新兴县| 壤塘县| 清流县| 旬阳县| 海门市| 谢通门县| 武平县| 齐河县| 利川市| 恩平市| 防城港市| 汾阳市| 马龙县| 醴陵市| 东乡| 同心县| 温州市| 马山县| 龙岩市| 巫山县| 博客| 盘锦市| 龙山县| 晋江市| 广丰县| 高碑店市| 武强县| 宜都市| 永定县| 天长市| 赫章县|