欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552BD000118BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552BD000118BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552BE000109BG VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT
552EC000265BG VCXO, CLOCK, 696 MHz, LVPECL OUTPUT
552GE000031BGR VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
550AC156M173BGR VCXO, CLOCK, 156.173 MHz, LVPECL OUTPUT
550AE000119BG VCXO, CLOCK, 167.331646 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
552BD000260DG 制造商:Silicon Laboratories Inc 功能描述:DUAL VCXO, LVDS, 3.3V - Trays
552BD000260DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552BD000270DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
552BD000270DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552BD000315DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 81MHZ/108MHZ VCXO LVDS 6SMD - Trays
主站蜘蛛池模板: 普格县| 阳新县| 银川市| 广河县| 闽清县| 济源市| 崇明县| 鞍山市| 库尔勒市| 饶平县| 惠安县| 青铜峡市| 江山市| 中卫市| 民权县| 读书| 固始县| 永平县| 龙胜| 榆树市| 湖口县| 泗阳县| 武宁县| 巫山县| 金阳县| 民丰县| 镇康县| 博客| 中西区| 德庆县| 潢川县| 阿拉善左旗| 鄂伦春自治旗| 盐亭县| 奉新县| 隆林| 福州市| 五峰| 兴安县| 香港| 肥城市|