欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552CD000183BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 28 MHz, CMOS OUTPUT
封裝: ROHS COMPLIANT, SMD, 6 PIN
文件頁數: 1/80頁
文件大小: 3734K
代理商: 552CD000183BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si552
DUAL FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si552 dual frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXO’s where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si552 IC based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
相關PDF資料
PDF描述
552FC000039BG VCXO, CLOCK, 29.5 MHz, LVDS OUTPUT
554AA000164BGR VCXO, CLOCK, 704.38058 MHz, LVPECL OUTPUT
554AC000267BG VCXO, CLOCK, 669.3265 MHz, LVPECL OUTPUT
554AF000201BG VCXO, CLOCK, 1400 MHz, LVPECL OUTPUT
554CE000166BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
相關代理商/技術參數
參數描述
552CD000230DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 22.5792MHZ/24.576MHZ VCXO CMOS 6PIN - Trays
552CD000230DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 22.5792MHZ/24.576MHZ VCXO CMOS 6PIN - Tape and Reel
552CD000260DG 制造商:Silicon Laboratories Inc 功能描述:
552CD000270DG 制造商:Silicon Laboratories Inc 功能描述:
552CD000270DGR 制造商:Silicon Laboratories Inc 功能描述:CONTROLLED OSCILLATOR 148.351648MHZ/148.5MHZ VCXO CMOS 6-PIN - Tape and Reel
主站蜘蛛池模板: 周至县| 永善县| 汉阴县| 周宁县| 阿拉尔市| 修文县| 太康县| 利津县| 甘德县| 汉沽区| 隆昌县| 寿阳县| 萨嘎县| 咸宁市| 阿尔山市| 南昌县| 洮南市| 韶山市| 浦北县| 思南县| 油尖旺区| 阜新市| 涿州市| 梅河口市| 巴东县| 阜城县| 渝北区| 民乐县| 石景山区| 罗平县| 台江县| 固原市| 土默特左旗| 墨江| 南投县| 疏勒县| 如皋市| 永定县| 隆德县| 彭州市| 昌图县|