欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 552CK000230DG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, CMOS OUTPUT
封裝: ROHS COMPLIANT PACKAGE-6
文件頁數: 1/14頁
文件大小: 236K
代理商: 552CK000230DG
Rev. 0.6 6/07
Copyright 2007 by Silicon Laboratories
Si552
DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL
OSCILLATOR (VCXO) 10 MHZ TO 1.4 GHZ
Features
Applications
Description
The Si552 dual-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si552 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si552 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low-jitter clocks in noisy environments typically found in communication
systems. The Si552 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Two selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
VDD
CLK+
CLK-
VC
GND
FS
ADC
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
FS
VDD
CLK+
CLK–
Si552
REVISION D
相關PDF資料
PDF描述
552AE000330DG VCXO, CLOCK, LVPECL OUTPUT
554AF000207DG VCXO, CLOCK, LVPECL OUTPUT
554AF000227DG VCXO, CLOCK, LVPECL OUTPUT
554BD000163DG VCXO, CLOCK, LVDS OUTPUT
6-1437145-3 INTERCONNECTION DEVICE
相關代理商/技術參數
參數描述
552CK000230DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
552DA000152DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 156.25MHZ/187.5MHZ VCXO CML 6SMD - Trays
552DA000152DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 156.25MHZ/187.5MHZ VCXO CML 6SMD - Tape and Reel
552DA000233DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
552DA000233DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
主站蜘蛛池模板: 新安县| 涟源市| 宜兴市| 嵊泗县| 石河子市| 黑河市| 屯门区| 怀柔区| 衡水市| 邢台市| 英吉沙县| 迭部县| 衢州市| 南和县| 攀枝花市| 崇阳县| 缙云县| 伊宁县| 莱阳市| 盘山县| 都匀市| 赤峰市| 璧山县| 峨山| 和平县| 泾源县| 托克托县| 开封县| 商城县| 正安县| 大化| 鄂尔多斯市| 稷山县| 潞城市| 淮北市| 平罗县| 白玉县| 濮阳市| 乌拉特中旗| 瑞金市| 闻喜县|