欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554AE000013BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 400 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554AE000013BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554AE000141BGR VCXO, CLOCK, 693.48299 MHz, LVPECL OUTPUT
554AE000239BG VCXO, CLOCK, 1000 MHz, LVPECL OUTPUT
554AE000252BG VCXO, CLOCK, 693.75 MHz, LVPECL OUTPUT
554AE000253BGR VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
552GE000132BG VCXO, CLOCK, 148.5 MHz, CMOS OUTPUT
相關代理商/技術參數
參數描述
554AE000163DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 54MHZ/74.175824MHZ/74.25MHZ/108MHZ VCXO LVPECL 6S - Trays
554AE000163DGR 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 54MHZ/74.175824MHZ/74.25MHZ/108MHZ VCXO LVPECL 6S - Tape and Reel
554AE000444DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554AE000444DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554AE000463DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
主站蜘蛛池模板: 出国| 平陆县| 手游| 且末县| 宜章县| 渭南市| 西藏| 孝义市| 固安县| 舟曲县| 精河县| 辰溪县| 淳安县| 墨玉县| 婺源县| 甘谷县| 濮阳市| 青海省| 昌吉市| 乡城县| 南通市| 阿克苏市| 应城市| 镇远县| 朝阳市| 洪泽县| 鄱阳县| 道孚县| 西安市| 汾阳市| 建水县| 高邑县| 赣榆县| 宿松县| 红安县| 洞头县| 昌图县| 札达县| 和硕县| 漯河市| 无锡市|