欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554AE000239BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 1000 MHz, LVPECL OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554AE000239BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554AE000252BG VCXO, CLOCK, 693.75 MHz, LVPECL OUTPUT
554AE000253BGR VCXO, CLOCK, 669.32658 MHz, LVPECL OUTPUT
552GE000132BG VCXO, CLOCK, 148.5 MHz, CMOS OUTPUT
552HE000033BG VCXO, CLOCK, 29 MHz, CMOS/TTL OUTPUT
552HE000132BGR VCXO, CLOCK, 148.5 MHz, CMOS/TTL OUTPUT
相關代理商/技術參數
參數描述
554AE000444DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554AE000444DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554AE000463DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554AEXXXXXXBG 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
554AEXXXXXXBGR 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
主站蜘蛛池模板: 白水县| 方山县| 蛟河市| 辽宁省| 义马市| 马山县| 丹阳市| 固原市| 长治市| 县级市| 涟源市| 牙克石市| 望谟县| 青岛市| 宝鸡市| 五莲县| 南江县| 牙克石市| 太和县| 九龙县| 中江县| 斗六市| 杭锦后旗| 武汉市| 淳化县| 定西市| 吉木乃县| 旺苍县| 牟定县| 泾源县| 津南区| 黄龙县| 宜君县| 南昌市| 长宁区| 和田县| 方城县| 航空| 平南县| 巴林右旗| 甘谷县|