欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554BD000163BGR
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 108 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554BD000163BGR
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
550AC78M0867BG VCXO, CLOCK, 78.0867 MHz, LVPECL OUTPUT
550AD27M0000BGR VCXO, CLOCK, 27 MHz, LVPECL OUTPUT
554FC000263BGR VCXO, CLOCK, 133.30286 MHz, LVDS OUTPUT
550DD173M371BG VCXO, CLOCK, 173.371 MHz, CMOS/TTL OUTPUT
550BE74M2500BG VCXO, CLOCK, 74.25 MHz, LVDS OUTPUT
相關代理商/技術參數
參數描述
554BD000163DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 54MHZ/74.175824MHZ/74.25MHZ/108MHZ VCXO LVDS 6SMD - Trays
554BD000323DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 108MHZ/148.3516MHZ/148.5MHZ/156.25MHZ VCXO LVDS 8 - Trays
554BD000413DG 制造商:Silicon Laboratories Inc 功能描述:QUAD VCXO, LVDS, 3.3V - Trays
554BDXXXXXXBG 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
554BDXXXXXXBGR 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
主站蜘蛛池模板: 信丰县| 慈利县| 泰州市| 丹江口市| 新蔡县| 温宿县| 五寨县| 分宜县| 宜春市| 古田县| 宁波市| 武邑县| 乾安县| 高雄市| 武山县| 会宁县| 长沙县| 吉木乃县| 鸡西市| 蒲城县| 万山特区| 罗田县| 赣州市| 定边县| 乌审旗| 荔浦县| 秦皇岛市| 驻马店市| 曲麻莱县| 永安市| 迭部县| 玉田县| 怀远县| 喜德县| 阜康市| 昌图县| 乌审旗| 竹北市| 盐津县| 格尔木市| 察隅县|