欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 554FC000162BG
廠商: SILICON LABORATORIES
元件分類: VCXO, clock
英文描述: VCXO, CLOCK, 156.25 MHz, LVDS OUTPUT
封裝: ROHS COMPLIANT, SMD, 8 PIN
文件頁數: 1/115頁
文件大小: 3254K
代理商: 554FC000162BG
Rev. 0.5 7/06
Copyright 2006 by Silicon Laboratories
Si554
QUAD FREQUENCY VCXO (10 MHZ TO 1.4 GHZ)
Features
Applications
Description
The Si554 quad frequency VCXO utilizes Silicon Laboratories advanced
DSPLL circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and select frequencies to 1400 MHz. Unlike traditional VCXOs where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
Functional Block Diagram
Available with any-rate output
frequencies from 10–945 MHz and
select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL, LVDS
& CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
SONET/SDH
xDSL
10 GbE LAN / WAN
Low jitter clock generation
Optical Modules
Clock and data recovery
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
Clock Synthesis
ADC
VDD
CLK+
CLK-
Vc
OE
GND
FS1
FS0
Ordering Information:
Pin Assignments:
(Top View)
Si5602
1
2
3
6
5
4
VC
GND
OE
VDD
CLK+
CLK–
FS[1]
FS[0]
8
7
相關PDF資料
PDF描述
554CF000130BG VCXO, CLOCK, 74.25 MHz, CMOS OUTPUT
554DC000219BG VCXO, CLOCK, 124.416 MHz, CMOS/TTL OUTPUT
554AF000151BGR VCXO, CLOCK, 167.33165 MHz, LVPECL OUTPUT
554AF000269BGR VCXO, CLOCK, 707.35265 MHz, LVPECL OUTPUT
554MC000273BGR VCXO, CLOCK, 86.6854 MHz, LVPECL OUTPUT
相關代理商/技術參數
參數描述
554FC000162DG 制造商:Silicon Laboratories Inc 功能描述:CNTRLD OSC 124.416MHZ/133.30286MHZ/145MHZ/156.25MHZ VCXO LVD - Trays
554FC000466DG 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Trays
554FC000548DGR 制造商:Silicon Laboratories Inc 功能描述:OSCILLATOR - Tape and Reel
554FCXXXXXXBG 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
554FCXXXXXXBGR 制造商:SILABS 制造商全稱:SILABS 功能描述:SiPHY OC-192/STM-64 TRANSMITTER
主站蜘蛛池模板: 阜城县| 石阡县| 拜城县| 耿马| 鄂州市| 怀仁县| 沁源县| 宝坻区| 阿尔山市| 根河市| 东丰县| 花莲市| 万源市| 勃利县| 盐源县| 灌云县| 周口市| 湖州市| 荃湾区| 泰兴市| 凌云县| 肃宁县| 浮梁县| 安图县| 乐业县| 临湘市| 凌云县| 蓬安县| 泸州市| 普格县| 扶沟县| 高安市| 巢湖市| 双鸭山市| 邻水| 偏关县| 元朗区| 建德市| 体育| 德安县| 敦煌市|