欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 5962-0520601VZC
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: ADC
英文描述: PROPRIETARY METHOD ADC, CQFP128
封裝: CERAMIC, QFP-128
文件頁數: 1/42頁
文件大小: 1310K
代理商: 5962-0520601VZC
May 2007
ADC08D1000QML
High Performance, Low Power, Dual 8-Bit, 1 GSPS A/D
Converter
General Description
The ADC08D1000 is a dual, low power, high performance
CMOS analog-to-digital converter that digitizes signals to 8
bits resolution at sampling rates up to 1.2 GSPS. Consuming
a typical 1.6 Watts at 1 GSPS from a single 1.9 Volt supply,
this device is guaranteed to have no missing codes over the
full operating temperature range. The unique folding and in-
terpolating architecture, the fully differential comparator de-
sign, the innovative design of the internal sample-and-hold
amplifier and the self-calibration scheme enable a very flat
response of all dynamic parameters beyond Nyquist, produc-
ing a high 7.4 Effective Number Of Bits (ENOB) with a 498
MHz input signal and a 1 GHz sample rate while providing a
10-18 Bit Error Rate ( B.E.R.). Output formatting is offset binary
and the Low Voltage Differential Signaling (LVDS) digital out-
puts are compliant with IEEE 1596.3-1996, with the exception
of an adjustable common mode voltage between 0.8V and
1.13V.
Each converter has a 1:2 demultiplexer that feeds two LVDS
buses and reduces the output data rate on each bus to half
the sampling rate. The two converters can be interleaved and
used as a single 2 GSPS ADC.
The converter typically consumes less than 3.5 mW in the
Power Down Mode and is available in a 128-lead, thermally
enhanced multi-layer ceramic quad package and operates
over the Military (-55°C
T
A +125°C) temperature range.
This part will work in a radiation environment, with ex-
cellent results, provided the guidelines in applications
section 2.1 are followed
.
Features
Available with radiation guarantee
Internal Sample-and-Hold
Single +1.9V ±0.1V Operation
Choice of SDR or DDR output clocking
Interleave Mode for 2x Sampling Rate
Multiple ADC Synchronization Capability
Guaranteed No Missing Codes
Serial Interface for Extended Control
Fine Adjustment of Input Full-Scale Range and Offset
Duty Cycle Corrected Sample Clock
Key Specifications
Resolution
8 Bits
Max Conversion Rate
1 GSPS (min)
Bit Error Rate
10-18 (typ)
ENOB @ 498 MHz Input
7.4 Bits (typ)
DNL
±0.15 LSB (typ)
Power Consumption
— Operating
1.6 W (typ)
— Power Down Mode
3.5 mW (typ)
Total Ionizing Dose
300 krad(Si)
Single Event Latch Up
>120 MeV/mg/cm2
Applications
Communication Satellites/Systems
Direct RF Down Conversion
2007 National Semiconductor Corporation
201802
www.national.com
ADC08D1000QML
High
Performance,
Low
Power,
Dual
8-Bit,
1
GSPS
A/D
Converter
相關PDF資料
PDF描述
5962-0520601VZX PROPRIETARY METHOD ADC, CQFP128
5962-0520601VZC PROPRIETARY METHOD ADC, CQFP128
5962F0520601VZC PROPRIETARY METHOD ADC, CQFP128
5962-0623101HUC 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
5962-0623101HUA 1-OUTPUT 100 W DC-DC REG PWR SUPPLY MODULE
相關代理商/技術參數
參數描述
5962-0520801QXC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 512K x 8 5V Tolerant Very Low Power CMOS SRAM
5962-0520801QYC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 512K x 8 5V Tolerant Very Low Power CMOS SRAM
5962-0520801VXC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 512K x 8 5V Tolerant Very Low Power CMOS SRAM
5962-0520801VYC 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Rad Hard 512K x 8 5V Tolerant Very Low Power CMOS SRAM
5962-0520802QXC 制造商:Atmel Corporation 功能描述:SRAM ASYNC SGL 3.3V 4MBIT 512KX8 15NS 36PIN FPAK - Rail/Tube
主站蜘蛛池模板: 锦州市| 黑河市| 榆树市| 河东区| 阿鲁科尔沁旗| 长宁县| 鄂伦春自治旗| 龙山县| 泗水县| 梨树县| 博客| 碌曲县| 运城市| 福泉市| 萨迦县| 剑阁县| 江西省| 加查县| 黎平县| 崇信县| 玉环县| 宁化县| 阳朔县| 林州市| 监利县| 邛崃市| 拉萨市| 呼图壁县| 冀州市| 蓬溪县| 赤壁市| 墨江| 博罗县| 大荔县| 马公市| 甘南县| 建平县| 阿图什市| 土默特左旗| 寻甸| 海南省|