- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄157990 > 70T3399S133DD (INTEGRATED DEVICE TECHNOLOGY INC) 128K X 18 DUAL-PORT SRAM, 15 ns, PQFP144 PDF資料下載
參數(shù)資料
| 型號(hào)： | 70T3399S133DD |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | SRAM |
| 英文描述： | 128K X 18 DUAL-PORT SRAM, 15 ns, PQFP144 |
| 封裝： | 20 X 20 MM, 1.40 MM HEIGHT, TQFP-144 |
| 文件頁(yè)數(shù)： | 1/28頁(yè) |
| 文件大小： | 429K |
| 代理商： | 70T3399S133DD |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
2004 Integrated Device Technology, Inc.
APRIL 2004
DSC-5652/4
1
HIGH-SPEED 2.5V
512/256/128K X 18
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
IDT70T3339/19/99S
Functional Block Diagram
– Data input, address, byte enable and control registers
– Self-timedwriteallowsfastcycletime
◆
Separate byte controls for multiplexed bus and bus
matching compatibility
◆
Dual Cycle Deselect (DCD) for Pipelined Output Mode
◆
2.5V (±100mV) power supply for core
◆
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
◆
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
◆
Available in a 256-pin Ball Grid Array (BGA), a 144-pin Thin
Quad Flatpack (TQFP) and 208-pin fine pitch Ball Grid Array
(fpBGA)
◆
Supports JTAG features compliant with IEEE 1149.1
◆
Due to limited pin count JTAG, Collision Detection and
Interrupt are not supported on the 144-pin TQFP package
Features:
◆
True Dual-Port memory cells which allow simultaneous
access of the same memory location
◆
High-speed data access
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz)(max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
◆
Selectable Pipelined or Flow-Through output mode
◆
Counter enable and repeat features
◆
Dual chip enables allow for depth expansion without
additional logic
◆
Interrupt and Collision Detection Flags
◆
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– 1.5ns setup to clock and 0.5ns hold on all control, data, and
address inputs @ 200MHz
1. Address A18 is a NC for the IDT70T3319. Also, Addresses A18 and A17 are NC's for the IDT70T3399.
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and
OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
NOTES:
Dout0-8_L
B
W
0
L
B
W
1
L
Din_L
OEL
UBL
LBL
R/
WL
CE0L
CE1L
ab
FT/PIPEL
0/1
1b 0b 1a 0a
1
0
1/0
0b 1b
0a 1a
ab
FT/PIPEL
1/0
REPEATR
A0R
CNTENR
ADSR
Dout0-8_R
Dout9-17_R
I/O0R - I/O17R
Din_R
ADDR_R
OER
UBR
LBR
R/
WR
CE0R
CE1R
FT/PIPER
CLKR
,
Counter/
Address
Reg.
B
W
1
R
B
W
0
R
FT/PIPER
Counter/
Address
Reg.
CNTENL
ADSL
REPEATL
Dout9-17_L
I/O0L -I/O17L
A18L(1)
A0L
ADDR_L
5652 drw 01
512/256/128K x 18
MEMORY
ARRAY
CLKL
,
ba
0/1
0b
1b
0a 1a
1
0
1/0
1b 0b
1a 0a
a
b
1/0
INTERRUPT
COLLISION
DETECTION
LOGIC
INTL
COL L
INTR
COLR
R/
WL
R/
WR
CE 0 L
CE1L
CE0 R
CE1R
ZZ
CONTROL
LOGIC
ZZL
(2)
ZZR
(2)
JTAG
TCK
TRST
TMS
TDO
TDI
A18R(1)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 70TPS12 | 75 A, 1200 V, SCR, TO-274AA |
| 70TPS16 | 75 A, 1600 V, SCR, TO-274AA |
| 70TPS16 | 75 A, 1600 V, SCR, TO-274AA |
| 70TPS16PBF | 75 A, 1600 V, SCR, TO-274AA |
| 70TPS12PBF | 75 A, 1200 V, SCR, TO-274AA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 70T3399S166BC | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 256-Pin CABGA Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 256BGA - Rail/Tube |
| 70T3399S166BC8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 256-Pin CABGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 256BGA - Tape and Reel |
| 70T3399S166BF | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 208-Pin FBGA Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 208FPBGA - Rail/Tube |
| 70T3399S166BF8 | 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 2.5V 2M-Bit 128K x 18 12ns/3.6ns 208-Pin FBGA T/R 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 2.5V 2.25MBIT 128KX18 12NS/3.6NS 208FPBGA - Tape and Reel |
| 70T3399S200BC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:IDT 存儲(chǔ)容量: 組織: 訪問(wèn)時(shí)間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。