- 您現在的位置：買賣IC網 > PDF目錄68811 > 71M6521DE-IMR/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, QCC68 PDF資料下載
參數資料
| 型號： | 71M6521DE-IMR/F |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 模擬信號調理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, QCC68 |
| 封裝： | LEAD FREE, LQFN-68 |
| 文件頁數： | 33/103頁 |
| 文件大小： | 1691K |
| 代理商： | 71M6521DE-IMR/F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
71M6521DE/71M6521FE
Energy Meter IC
DATA SHEET
OCTOBER 2010
v1.1
2005-2010 Teridian Semiconductor Corporation
Page: 35 of 103
A Maxim Integrated Products Brand
19-5370; 10/10
Interrupt Priority Level Structure
All interrupt sources are combined in groups, as shown in Table 48:
Group
0
External interrupt 0
Serial channel 1 interrupt
1
Timer 0 interrupt
-
External interrupt 2
2
External interrupt 1
-
External interrupt 3
3
Timer 1 interrupt
-
External interrupt 4
4
Serial channel 0 interrupt
-
External interrupt 5
5
-
External interrupt 6
Table 48: Priority Level Groups
Each group of interrupt sources can be programmed individually to one of four priority levels by setting or clearing one bit in the
special function register IP0 and one in IP1. If requests of the same priority level are received simultaneously, an internal
polling sequence as per Table 52 determines which request is serviced first.
An overview of the interrupt structure is given in Figure 6.
IEN enable bits must be set to permit any of these interrupts to occur. Likewise, each interrupt has its own flag bit that is set by
the interrupt hardware and is reset automatically by the MPU interrupt handler (0 through 5). XFER_BUSY and RTC_1SEC,
which are OR-ed together, have their own enable and flag bits in addition to the interrupt 6 enable and flag bits (see Table 47)
and these interrupts must be cleared by the MPU software.
Interrupt Priority 0 Register (IP0)
MSB
LSB
--
WDTS
IP0.5
IP0.4
IP0.3
IP0.2
IP0.1
IP0.0
Table 49: The IP0 Register
Note: WDTS is not used for interrupt controls
Interrupt Priority 1 Register (IP1)
MSB
LSB
-
IP1.5
IP1.4
IP1.3
IP1.2
IP1.1
IP1.0
Table 50: The IP1 Register:
IP1.x
IP0.x
Priority Level
0
Level0 (lowest)
0
1
Level1
1
0
Level2
1
Level3 (highest)
Table 51: Priority Levels
相關PDF資料 |
PDF描述 |
|---|---|
| 71M6521FE-IM/F | SPECIALTY ANALOG CIRCUIT, QCC68 |
| 71M6521FE-IGT/F | SPECIALTY ANALOG CIRCUIT, QFP64 |
| 71M6531D-IMR/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, QCC68 |
| 71M6532D-IGTR/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100 |
| 71M6532F-IGT/F | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PQFP100 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 71M6521DH | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6521DH-IGT/F | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6521DH-IGTR/F | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Energy Meter ICs |
| 71M6521FE | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Energy Meter IC |
| 71M6521FE-DB | 功能描述:開發板和工具包 - 8051 71M6521FE Demo Brd RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓: |
發布緊急采購，3分鐘左右您將得到回復。