- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄250212 > 7203L12PDG (INTEGRATED DEVICE TECHNOLOGY INC) 2K X 9 OTHER FIFO, 12 ns, PDIP28 PDF資料下載
參數(shù)資料
| 型號(hào)： | 7203L12PDG |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 2K X 9 OTHER FIFO, 12 ns, PDIP28 |
| 封裝： | GREEN, PLASTIC, DIP-28 |
| 文件頁數(shù)： | 2/14頁 |
| 文件大小： | 114K |
| 代理商： | 7203L12PDG |
10
COMMERCIAL,INDUSTRIALANDMILITARY
TEMPERATURERANGES
IDT7203/7204/7205/7206/7207/7208 CMOS ASYNCHRONOUS FIFO
2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9 and 65,536 x 9
OCTOBER 22, 2008
IDT
7203
7204
7205
7206
7207
7208
XI
9
18
9
WRITE (
W)
FULL FLAG (
FF)
RESET (
RS)
99
18
HF
DATA
(D)
IN
READ (
R)
EMPTY FLAG (
EF)
RETRANSMIT (
RT)
DATA
(Q)
OUT
IDT
7203
7204
7205
7206
7207
7208
2661 drw15
USAGE MODES:
Width Expansion
Wordwidthmaybeincreasedsimplybyconnectingthecorrespondinginput
controlsignalsofmultipledevices. Statusflags(
EF,FFandHF)canbedetected
from any one device. Figure 13 demonstrates an 18-bit word width by using
two IDT7203/7204/7205/7206/7207/7208s. Any word width can be attained
by adding additional IDT7203/7204/7205/7206/7207/7208s (Figure 13).
Bidirectional Operation
Applications which require data buffering between two systems (each
system capable of Read and Write operations) can be achieved by pairing
IDT7203/7204/7205/7206/7207/7208s as shown in Figure 16. Both Depth
Expansion and Width Expansion may be used in this mode.
Data Flow-Through
Two types of flow-through modes are permitted, a read flow-through and
write flow-through mode. For the read flow-through mode (Figure 17), the
FIFO permits a reading of a single word after writing one word of data into an
empty FIFO. The data is enabled on the bus in (tWEF + tA) ns after the rising
edge of
W, called the first write edge, and it remains on the bus until the Rline
is raised from LOW-to-HIGH, after which the bus would go into a three-state
mode after tRHZ ns. The
EF line would have a pulse showing temporary
deassertion and then would be asserted.
In the write flow-through mode (Figure 18), the FIFO permits the writing of
asinglewordofdataimmediatelyafterreadingonewordofdatafromafullFIFO.
The
R line causes the FF to be deasserted but the W line being LOW causes
it to be asserted again in anticipation of a new data word. On the rising edge of
W, the new word is loaded in the FIFO. The W line must be toggled when FF
is not asserted to write new data in the FIFO and to increment the write pointer.
Compound Expansion
The two expansion techniques described above can be applied together
in a straightforward manner to achieve large FIFO arrays (see Figure 15).
NOTE:
1. Flag detection is accomplished by monitoring the
FF, EF and HF signals on either (any) device used in the width expansion configuration.
Do not connect any output signals together.
Figure 12. Block Diagram of 2,048 x 9, 4,096 x 9, 8,192 x 9, 16,384 x 9, 32,768 x 9, 65,536 x 9 FIFO Used in Single Device Mode
WRITE (
W)
DATA IN (D)
FULL FLAG (
FF)
RESET (
RS)
9
READ (
R)
9
DATA OUT (Q)
EMPTY FLAG (
EF)
RETRANSMIT (
RT)
EXPANSION IN (
XI)
(
HF)
IDT
7203
7204
7205
7206
7207
7208
(HALF-FULL FLAG)
2661 drw14
Figure 13. Block Diagram of 2,048 x 18, 4,096 x 18, 8,192 x 18, 16,384 x 18, 32,768 x 18, 65,536 x 18 FIFO Memory Used in Width Expansion Mode
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7203L25TPG | 2K X 9 OTHER FIFO, 25 ns, PDIP28 |
| 71V3577YS80PF | 128K X 36 CACHE SRAM, 8 ns, PQFP100 |
| 7P24FLV270C15 | 12M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P24FLV561I15 | 12M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P2FLV511I15 | 1M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 7203L12TP | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 7203L12TPG | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 7203L15J | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 7203L15J8 | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 7203L15JGI | 制造商:Integrated Device Technology Inc 功能描述:FIFO - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。