- 您現在的位置：買賣IC網 > PDF目錄250212 > 72V231L15PFGI8 (INTEGRATED DEVICE TECHNOLOGY INC) 2K X 9 OTHER FIFO, 10 ns, PQFP32 PDF資料下載
參數資料
| 型號： | 72V231L15PFGI8 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 2K X 9 OTHER FIFO, 10 ns, PQFP32 |
| 封裝： | PLASTIC, TQFP-32 |
| 文件頁數： | 10/14頁 |
| 文件大小： | 156K |
| 代理商： | 72V231L15PFGI8 |
5
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO
256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
LD
WEN1
WCLK
Selection
0
Empty Offset (LSB)
Empty Offset (MSB)
Full Offset (LSB)
Full Offset (MSB)
0
1
No Operation
1
0
Write Into FIFO
1
No Operation
Figure 2. Write Offset Register
NOTES:
1. For the purposes of this table, WEN2 = VIH.
2. The same selection sequence applies to reading from the registers.
REN1 and REN2
are enabled and read is performed on the LOW-to-HIGH transition of RCLK.
SIGNAL DESCRIPTIONS
INPUTS:
DATA IN (D0 - D8)
Data inputs for 9-bit wide data.
CONTROLS:
RESET (RS)
ResetisaccomplishedwhenevertheReset(
RS)inputistakentoaLOWstate.
During reset, both internal read and write pointers are set to the first location.
A reset is required after power-up before a write operation can take place. The
Full Flag (
FF) and Programmable Almost-Full Flag (PAF) will be reset to HIGH
after tRSF. The Empty Flag (
EF) and Programmable Almost-Empty Flag (PAE)
will be reset to LOW after tRSF. During reset, the output register is initialized to
all zeros and the offset registers are initialized to their default values.
WRITE CLOCK (WCLK)
A write cycle is initiated on the LOW-to-HIGH transition of the Write Clock
(WCLK). DatasetupandholdtimesmustbemetinrespecttotheLOW-to-HIGH
transition of the Write Clock (WCLK). The Full Flag (FF) and Programmable
Almost-Full Flag (PAF) are synchronized with respect to the LOW-to-HIGH
transition of the Write Clock (WCLK).
The Write and Read clocks can be asynchronous or coincident.
WRITE ENABLE 1 (
WEN1)
If the FIFO is configured for programmable flags, Write Enable 1 (
WEN1)
istheonlyenablecontrolpin. Inthisconfiguration,whenWriteEnable1(
WEN1)
is low, data can be loaded into the input register and RAM array on the LOW-
to-HIGHtransitionofeveryWriteClock(WCLK). DataisstoredintheRAMarray
sequentially and independently of any on-going read operation.
Inthisconfiguration,whenWriteEnable1(
WEN1)isHIGH,theinputregister
holdsthepreviousdataandnonewdataisallowedtobeloadedintotheregister.
If the FIFO is configured to have two write enables, which allows for depth
expansion, there are two enable control pins. See Write Enable 2 paragraph
below for operation in this configuration.
To prevent data overflow, the Full Flag (
FF) will go LOW, inhibiting further
write operations. Upon the completion of a valid read cycle, the Full Flag (
FF)
will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (
WEN1)
is ignored when the FIFO is full.
READ CLOCK (RCLK)
DatacanbereadontheoutputsontheLOW-to-HIGHtransitionoftheRead
Clock (RCLK). The Empty Flag (
EF) and Programmable Almost-Empty Flag
(
PAE)aresynchronizedwithrespecttotheLOW-to-HIGHtransitionoftheRead
Clock (RCLK).
The Write and Read clocks can be asynchronous or coincident.
READ ENABLES (
REN1, REN2)
When both Read Enables (
REN1, REN2) are LOW, data is read from the
RAM array to the output register on the LOW-to-HIGH transition of the Read
Clock (RCLK).
WheneitherReadEnable(
REN1,REN2)isHIGH,theoutputregisterholds
the previous data and no new data is allowed to be loaded into the register.
When all the data has been read from the FIFO, the Empty Flag (
EF) will go
LOW, inhibiting further read operations. Once a valid write operation has been
accomplished, the Empty Flag (
EF)willgoHIGHaftertREFandavalidreadcan
begin. The Read Enables (
REN1,REN2)areignoredwhentheFIFOisempty.
OUTPUT ENABLE (
OE)
When Output Enable (
OE) is enabled (LOW), the parallel output buffers
receive data from the output register. When Output Enable (
OE) is disabled
(HIGH), the Q output data bus is in a high-impedance state.
WRITE ENABLE 2/LOAD (WEN2/
LD)
This is a dual-purpose pin. The FIFO is configured at Reset to have
programmableflagsortohavetwowriteenables,whichallowsdepthexpansion.
If Write Enable 2/Load (WEN2/
LD) is set high at Reset (RS = LOW), this pin
operates as a second Write Enable pin.
If the FIFO is configured to have two write enables, when Write Enable
(
WEN1) is LOW and Write Enable 2/Load (WEN2/LD) is HIGH, data can be
loaded into the input register and RAM array on the LOW-to-HIGH transition
of every Write Clock (WCLK). Data is stored in the RAM array sequentially and
independently of any on-going read operation.
In this configuration, when Write Enable (
WEN1) is HIGH and/or Write
Enable 2/Load (WEN2/
LD)isLOW,theinputregisterholdsthepreviousdata
and no new data is allowed to be loaded into the register.
To prevent data overflow, the Full Flag (
FF) will go LOW, inhibiting further
write operations. Upon the completion of a valid read cycle, the Full Flag (
FF)
will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (
WEN1)
and Write Enable 2/Load (WEN2/
LD) are ignored when the FIFO is full.
TheFIFOisconfiguredtohaveprogrammableflagswhentheWriteEnable
2/Load(WEN2/
LD)issetLOWatReset(RS =LOW). TheIDT72V201/72V211/
72V221/72V231/72V241/72V251 devices contain four 8-bit offset registers
whichcanbeloadedwithdataontheinputs,orreadontheoutputs. SeeFigure
3 for details of the size of the registers and the default values.
If theFIFOisconfiguredtohaveprogrammableflagswhentheWriteEnable
1 (
WEN1)andWriteEnable2/Load(WEN2/LD)aresetlow,dataontheinputs
DiswrittenintotheEmpty(LeastSignificantBit)OffsetregisteronthefirstLOW-
to-HIGHtransitionoftheWriteClock(WCLK). DataiswrittenintotheEmpty(Most
SignificantBit)OffsetregisteronthesecondLOW-to-HIGHtransitionoftheWrite
Clock (WCLK), into the Full (Least Significant Bit) Offset register on the third
transition, and into the Full (Most Significant Bit) Offset register on the fourth
transition. Thefifth transitionofthe WriteClock(WCLK)againwritestotheEmpty
(LeastSignificantBit)Offsetregister.
However,writingalloffsetregistersdoesnothavetooccuratonetime. One
or two offset registers can be written and then by bringing the Write Enable 2/
Load (WEN2/
LD) pin HIGH, the FIFO is returned to normal read/write
operation. WhentheWriteEnable2/Load(WEN2/
LD)pinissetLOW,andWrite
Enable 1 (
WEN1) is LOW, the next offset register in sequence is written.
Thecontentsoftheoffsetregisterscanbereadontheoutputlineswhenthe
Write Enable 2/Load (WEN2/
LD)pinissetlowandbothReadEnables(REN1,
REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the
Read Clock (RCLK).
A read and write should not be performed simultaneously to the offset
registers.
相關PDF資料 |
PDF描述 |
|---|---|
| 70V659S15DR | 128K X 36 DUAL-PORT SRAM, 15 ns, PQFP208 |
| 7P12FLV250I25 | 6M X 16 FLASH 3V PROM CARD, 250 ns, XMA68 |
| 7P12FLV281C15 | 6M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P12FLV512C25 | 6M X 16 FLASH 3V PROM CARD, 250 ns, XMA68 |
| 7P12FLV552I25 | 6M X 16 FLASH 3V PROM CARD, 250 ns, XMA68 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 72V231L15PFI | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數量: 數據總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V231L15PFI8 | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數量: 數據總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V231L20J | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數量: 數據總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V231L20J8 | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數量: 數據總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V231L20PF | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數量: 數據總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
發布緊急采購，3分鐘左右您將得到回復。