
DS_1903C_033
73M1903C Data Sheet
Rev. 5.0
7
2.1
Serial Data and Control
The bits transmitted on the SDOUT pin are defined as follows:
Bit15 Bit14 Bit13 Bit12 Bit11 Bit10
Bit9
Bit8
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
RX15 RX14 RX13 RX12 RX11 RX10 RX9
RX8
RX7
RX6
RX5
RX4
RX3
RX2
RX1
RX0
If the HC bit (Bit 0 of Register 01) is set to zero, the 16 bits that are received on the SDIN are defined as
follows:
Bit15 Bit14 Bit13 Bit12 Bit11 Bit10
Bit9
Bit8
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
TX15 TX14 TX13 TX12 TX11 TX10 TX9
TX8
TX7
TX6
TX5
TX4
TX3
TX2
TX1
CTL
In this case LSB(TX0) in a transmit bit stream is forced to 0 automatically.
If the Hardware Control bit (Bit 0 of Register 01) is set to one, the 16 bits that are received on the SDIN
input are defined as follows:
Bit15 Bit14 Bit13 Bit12 Bit11 Bit10
Bit9
Bit8
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
TX15 TX14 TX13 TX12 TX11 TX10 TX9
TX8
TX7
TX6
TX5
TX4
TX3
TX2
TX1
TX0
Bit 15 is transmitted/received first. Bits RX15:0 are the receive code word. Bits TX15:0 are the transmit
code word. If the hardware control bit is set to one, a control frame is initiated between every pair of data
frames. If the hardware control bit is set to zero, CTL is used by software to request a control frame. If
CTL is high, a control frame will be initiated before the next data frame. A control frame allows the
controller to read or write status and control to the 73M1903C.
The control word received on the SDIN pin is defined as follows:
Bit15 Bit14 Bit13 Bit12 Bit11 Bit10
Bit9
Bit8
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
A6
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
The control word transmitted on the SDOUT pin is defined as follows:
Bit15 Bit14 Bit13 Bit12 Bit11 Bit10
Bit9
Bit8
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
0
D7
D6
D5
D4
D3
D2
D1
D0
If the R/W bit (Bit15 of control word) is set to a 0, the data byte transmitted on the SDOUT pin is all zeros
and the data received on the SDIN pin is written to the register pointed to by the received address bits;
A6-A0. If the R/W bit is set to a 1, there is no write to any register and the data byte transmitted on the
SDOUT pin is the data contained in the register pointed to by address bits A6-A0. Only one control frame
can occur between any two data frames.
Writes to unimplemented registers are ignored. Reading an unimplemented register returns an unknown
value. The position of a control data frame is controlled by the SPOS; bit 1 of register 01h. If SPOS is
set to a 0 the control frames occur mid way between data frames, i.e., the time between data frames is
equal. If SPOS is set to a 1, the control frame is of the way between consecutive data frames, i.e., the
control frame is closer to the first data frame. This is illustrated in Figure 2.
The 73M1903C IC includes a feature that shuts off the serial clock (SCLK) after 32 cycles of SCLK
following the frame synch (Figure 1). The SckMode pin controls this mode. If this pin is left open, the
clock will run continuously. If SckMode is set low, the clock will be gated on for 32 clocks for each FS.
The SDOUT and
FS pins change values following a rising edge of SCLK. The SDIN pin is sampled on
the falling edge of SCLK. Figure 3 shows the timing diagrams for the serial port.