- 您現在的位置：買賣IC網 > PDF目錄68813 > 73S8010C-IM/F (MAXIM INTEGRATED PRODUCTS INC) SPECIALTY ANALOG CIRCUIT, QCC32 PDF資料下載
參數資料
| 型號： | 73S8010C-IM/F |
| 廠商： | MAXIM INTEGRATED PRODUCTS INC |
| 元件分類： | 模擬信號調理 |
| 英文描述： | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 封裝： | 5 X 5 MM, LEAD FREE, QFN-32 |
| 文件頁數： | 4/27頁 |
| 文件大小： | 348K |
| 代理商： | 73S8010C-IM/F |
第1頁第2頁第3頁當前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
73S8010C Data Sheet
DS_8010C_024
12
Rev. 1.5
Figure 5: Power Down Mode Operation
7
Over-temperature Monitor
A built-in detector monitors die temperature. When an over-temperature condition occurs (most likely
resulting from a heavily loaded card interface, including short circuits), a card deactivation sequence is
initiated, and a fault condition is reported to the system controller (bit 4 of the status register is set and
generates an interrupt).
8
Activation Sequence
After Power on Reset, the
INT signal is low until VDD is stable. When VDD has been stable for
approximately 10 ms and the
INT signal is high, the system controller may read the status register to see
if the card is present. If all the status bits are satisfactory, the system controller can initiate the activation
sequence by writing a ‘1’ to the Start/Stop bit (bit 0 of the Control register).
The following steps and Figure 6 show the activation sequence and the timing of the card control signals
when the system controller initiates the Start/Stop bit (bit 0) of the control register:
1. Voltage VCC to the card should be valid by the end of t1. If VCC is not valid for any reason, then the
session is aborted.
2. Turn I/O to reception mode at the end of t1.
3. CLK is applied to the card at the end of t2.
4. RST (to the card) is set high at the end of t3.
Figure 6: Activation Sequence
PRES
INT
PWRDN
Internal RC OSC
Start/Stop bit
OFF follows PRES regardless of PWRDN
PWRDN during a card
session has no effect
After setting PWRDN = 0,
the controller must wait at
least 10ms before setting
Start/Stop = 1
EMV / ISO deactivation
time ~= 100 uS
~10ms
PWRDN has effect when
the cardi s deactivated
t1 = 0.510 ms (timing by 1.5 MHz internal Oscillator), I/O in reception mode
t2 ≥ 0.5 μs, CLK starts
t3 ≥ 42000 card clock cycles, RST set high
相關PDF資料 |
PDF描述 |
|---|---|
| 73S8010C-IL | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 73S8010C-IMR | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 73S8010C-IL | SPECIALTY ANALOG CIRCUIT, PDSO28 |
| 73S8010C-IM | SPECIALTY ANALOG CIRCUIT, QCC32 |
| 73S8010C-IM | SPECIALTY ANALOG CIRCUIT, QCC32 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 73S8010C-IMR/F | 功能描述:I2C 接口集成電路 Smart Card Interface ISO7816-3 & EVM4.0 RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| 73S8010C-IMR/F1 | 功能描述:I2C 接口集成電路 RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| 73S8010C-IMR/F2 | 功能描述:I2C 接口集成電路 RoHS:否 制造商:NXP Semiconductors 電源電壓-最大:5.5 V 電源電壓-最小:2.3 V 最大工作頻率:400 KHz 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-16 |
| 73S8010R | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Low Cost Smart Card Interface |
| 73S8010R-DB | 功能描述:界面開發工具 73S8010R Demo Brd RoHS:否 制造商:Bourns 產品:Evaluation Boards 類型:RS-485 工具用于評估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
發布緊急采購，3分鐘左右您將得到回復。