欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: 79RC32T355-180DH
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 微控制器/微處理器
英文描述: IDT Interprise Integrated Communications Processor
中文描述: 32-BIT, 180 MHz, RISC PROCESSOR, PQFP208
封裝: 28 X 28 MM, 3.40 MM HEIGHT, PLASTIC, MO-143FA-1, QFP-208
文件頁數: 1/47頁
文件大小: 987K
代理商: 79RC32T355-180DH
1 of 47
May 25, 2004
2004 Integrated Device Technology, Inc.
DSC 5900
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.
Features List
RC32300 32-bit Microprocessor
Enhanced MIPS-II ISA
Enhanced MIPS-IV cache prefetch instruction
DSP Instructions
MMU with 16-entry TLB
8KB Instruction Cache, 2-way set associative
2KB Data Cache, 2-way set associative
Per line cache locking
Write-through and write-back cache management
Debug interface through the EJTAG port
Big or Little endian support
Interrupt Controller
Allows status of each interrupt to be read and masked
I
2
C
Flexible I
2
C standard serial interface to connect to a variety of
peripherals
Standard and fast mode timing support
Configurable 7 or 10-bit addressable slave
UARTs
Two 16550 Compatible UARTs
Baud rate support up to 1.5 Mb/s
Counter/Timers
Three general purpose 32-bit counter/timers
General Purpose I/O Pins (GPIOP)
36 individually programmable pins
Each pin programmable as input, output, or alternate function
Input can be an interrupt or NMI source
Input can also be active high or active low
SDRAM Controller
2 memory banks, non-interleaved, 512 MB total
32-bit wide data path
Supports 4-bit, 8-bit, and 16-bit wide SDRAM chips
SODIMM support
Stays on page between transfers
Automatic refresh generation
Peripheral Device Controller
26-bit address bus
32-bit data bus with variable width support of 8-,16-, or 32-bits
8-bit boot ROM support
6 banks available, up to 64MB per bank
Supports Flash ROM, PROM, SRAM, dual-port memory, and
peripheral devices
Supports external wait-state generation, Intel or Motorola style
Write protect capability
Direct control of optional external data transceivers
System Integrity
Programmable system watchdog timer resets system on time-
out
Programmable bus transaction times memory and peripheral
transactions and generates a warm reset on time-out
DMA
16 DMA channels
Services on-chip and external peripherals
Supports memory-to-memory, memory-to-I/O, and I/O-to-I/O
transfers
Supports flexible descriptor based operation and chaining via
linked lists of records (scatter / gather capability)
Supports unaligned transfers
Supports burst transfers
Block Diagram
Figure 1 RC32355 Internal Block Diagram
EJTAG
MMU
D. Cache
I. Cache
RC32300
CPU Core
ICE
Interrupt
Controller
3 Counter
Timers
Watchdog
Timer
10/100
Ethernet
Interface
USB
Interface
16 Channel
DMA
Controller
Arbiter
Ext. Bus
Master
SDRAM &
Device
Controller
2 UARTS
(16550)
GPIO
Interface
ATM
Interface
Memory &
Peripheral Bus
Ch. 1 Ch. 2
Serial Channels
GPIO Pins
Utopia 1 / 2
Interface
Controller
TDM
I
2
C
TDM Bus
I
2
C Bus
:
:
79RC32355
IDT
TM
Interprise
TM
Integrated
Communications Processor
相關PDF資料
PDF描述
79RC32T355-180DHI IDT Interprise Integrated Communications Processor
79RC32T355133DH Communications Processor
79RC32T355133DHI Communications Processor
79RC32T355150DH Communications Processor
79RC32T355150DHI Communications Processor
相關代理商/技術參數
參數描述
79RC32T355180DHG 制造商:Integrated Device Technology Inc 功能描述:MPU RC32300 RISC 32-Bit 180MHz 3.3V 208-Pin PQFP
79RC32T355-180DHG 制造商:Integrated Device Technology Inc 功能描述:MPU RC32300 RISC 32-Bit 180MHz 3.3V 208-Pin PQFP
79RC32T355180DHI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
79RC32T355-180DHI 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Communications Processor
79RC32T365-150BCG 制造商:Integrated Device Technology Inc 功能描述:
主站蜘蛛池模板: 长汀县| 遂宁市| 分宜县| 贵德县| 垫江县| 漳平市| 郸城县| 井研县| 建昌县| 漾濞| 平乐县| 繁昌县| 永昌县| 富民县| 铁力市| 报价| 化州市| 观塘区| 武宁县| 广东省| 桑日县| 句容市| 襄城县| 大理市| 额尔古纳市| 昌黎县| 泰宁县| 石阡县| 青海省| 和平区| 无极县| 阳泉市| 花莲市| 乌鲁木齐县| 清水河县| 宁武县| 洪雅县| 永新县| 凤冈县| 吉安市| 宜宾县|